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Abstract 
 
Terahertz (THz) technology has a great potential application owing to the unique properties of THz 
wave that has both permeability and feature of straight. Among the various technology in THz frequency 
range, THz imaging technology is very promising and attractive owing to harmlessness in human body 
by very low energy. In particular, for real-time THz imaging detectors, field-effect transistor (FET)-
based THz detectors are now being intensively developed in multi-pixel array configuration by 
exploiting the silicon (Si) technology advantages of low-cost and high density integration. 
FET-based plasmonic wave detection mechanism, which is not limited by cut-off frequency as in 
transit-mode, has attractive features such as enhanced responsivity (Rv) according to frequency increase 
in THz range and robustness to high THz input power. To analyze the operation principle of plasmonic 
THz detector, an analytical device model has been implemented in terms of device physics. The non-
resonant and “overdamped” plasma-wave behaviors have been modeled by introducing a quasi-plasma 
electron charge box as a two-dimensional electron gas (2DEG) in the channel region only around the 
source side of Si FETs. Based on the coupled non-resonant plasma-wave physics and continuity 
equation on the technology computer-aided design (TCAD) platform, the alternate-current (ac) signal 
as an incoming THz wave radiation successfully induced a direct-current (dc) drain-to-source output 
voltage as a detection signal in a sub-THz frequency regime under the asymmetric boundary conditions 
between source and drain.  
The significant effects of asymmetric source and drain structure, channel shape on the charge 
asymmetry and performance enhancement have been analytically investigated based on non-resonant 
plasmonic THz detection theory. By designing and fabricating an asymmetric transistor integrated with 
antenna, more enhanced channel charge asymmetry has been obtained for enhanced detection response. 
Through verification of the advanced non-quasi-static (NQS) compact model, the intrinsic FET delay 
and total detector delay in THz plasmonic detection are successfully characterized and are small enough 
to guarantee a real-time operating detector. These results can provide that the real-time THz imaging of 
moving objects has been experimentally demonstrated based on plasmonic 1x200 array scanner by 
using the high/fast detecting performance asymmetric FET and multiplexer/amplifier circuits. 
The highly-enhanced Rv and reduced noise equivalent power (NEP) have been demonstrated by 
exploiting monolithic transistor-antenna device considering impedance matching between transistor 
and antenna. This record-high enhancement is due to antenna mismatching and feeding line loss 
reduction as well as the enhanced charge asymmetry in the proposed monolithic transistor-antenna 
device. Therefore, high-performance plasmonic THz detector based on asymmetric Si FET can compete 
as commercial THz detector by taking advantages of monolithic device technology for real-time THz 
imaging system. 
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Chapter I 
Introduction 
 
1.1 Terahertz technology 
 
The terahertz (THz) frequency range (1011~1013 Hz) in the electromagnetic wave spectrum is called 
THz wave, which forms the THz gap between the micro-wave band developed by electronics and light 
wave developed by photonics, which is depicted in Figure 1-1. When converted to a wavelength in the 
vacuum, it corresponds to a range of 3 mm to 0.03 mm. Because range of frequencies lie in between 
the ranges covered by the radio frequencies (RF) and microwave techniques, and the optical and 
photonic techniques, the THz technology in the electromagnetic wave spectrum has various potential 
applications for imaging and spectroscopy technology owing to its unique properties, which include 
permeability and feature of straight [1]. Then, it is possible to detect biopolymer, carbide and plastic 
unlike characteristics of other frequency bands.  
 
 
Figure 1-1. The electromagnetic wave spectrum. 
 
Recently, a number of studies have been reported on THz imaging system, which is closer than 
spectroscopy to being commercialized in the near future. Moreover, owing to harmlessness in human 
body by very low energy in comparison with x-ray, THz imaging technology is very promising and 
attractive in near-future non-destructive human body inspection, security, and biomedical application 
as shown in Figure 1-2 [2-10]. Especially for the detector devices in THz imaging technology, electronic 
devices-based high performance detectors are now being intensively developed by exploiting their 
advantages of low-cost and high density integration for real-time THz imaging system [11-22]. 
17 
 
 
Figure 1-2. THz technology fields: Communication, imaging, and spectroscopy technology. 
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1.2 Motivation 
 
To address the specific technical issues related with performance limits, the performance metrics of 
THz detector based on field-effect transistor (FET) should be carefully investigated. Among key 
parameters indicative of detector performance are responsivity (Rv), sensitivity (or noise equivalent 
power) and response time. Responsivity relates the detector output signal to incident power, thus a more 
responsive detector would have a greater output signal for a given incident power. Sensitivity infers the 
minimum incident power which can be detected. Terahertz power arriving at the detector is diminished 
significantly by distance due to absorption in the atmosphere and in transmission through, or reflection 
from the imaged object. Additionally, ambient radiation and variations in the radiation emission process, 
described as radiometric fluctuation noise, place constraints upon detector sensitivity [23]. Noise 
equivalent power (NEP) is a widely-used measure inverse to sensitivity, and is frequently considered to 
be the minimum power detectable per square root of bandwidth, in units of W/Hz0.5. Useful imaging 
relies on the ability to differentiate materials based upon differences in power arriving at the detector. 
These two typical performance metrics can be expressed as follows [24-25]: 
 
av PuR /D=                       (1.1) 
 
v
ch
R
kTR
NEP
4
=     (1.2) 
 
where ∆u is output voltage (photoresponse), Pa is actual power estimated by incident THz total power, 
Rch is channel resistance in transistor. From Eq. (1.1), the high Rv can be achieved by obtaining the ∆u 
level of FET as high as possible under the same Pa from THz source. By definition of Eq. (1.2), the best 
NEP can be obtained by keeping total noise, thermally dominant, of detector as low as possible under 
the same Rv. The key factor is the ∆u in FET stage for the highest Rv and the lowest NEP, which means 
that ∆u of FET should be up to the breakthrough-level along with reducing the total noise of detector. 
In the conventional approach based on the THz detector configuration of Figure 1-3, however, there 
have been the following two technical issues limiting the detector performance: 
n Only Rv enhancement approach (not photoresponse ∆u in FET itself) 
: Mainly focusing on circuitry design approach such as adding additional components (e.g. capacitors, 
FETs) and high-gain amplifier stage. It means that the total detector noise is increased by these 
additional components and no device-level research on FET itself for high performance THz detector. 
n THz input power loss by impedance mismatching 
: The typical THz detector should be integrated with antenna as shown in Figure 1-3, since THz 
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wavelength above the hundreds of micrometers is longer than FET size. However, the significant loss 
of THz input power originated from a lack of understanding on FET impedance in THz regime. It means 
the loss of output ∆u in FET stage and no in-depth research on FET impedance matching in THz regime. 
Therefore, the THz detector performance-breakthrough research should be focused on a device-level 
FET stage (Figure 1-3) for a feasible real-time THz imaging system. 
 
 
Figure 1-3. Typical stages of FET-based THz detector. 
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1.3 Scope and organization 
 
To develop high performance plasmonic THz detector, fundamental performance enhancement 
should be approached to investigation of from the analysis of device. This thesis focuses on FET-based 
plasmonic asymmetric THz detector. The main objective of this work is to demonstrate novel design 
based on asymmetric silicon FET structure for multi-pixel array detector. Furthermore, this includes the 
proposal and demonstration of monolithic transistor-antenna device for real-time THz imaging system. 
This chapter, the thesis introduces THz technology focused on THz imaging technology and then, 
describes the development of FET-based plasmonic THz detector. 
Chapter 2 is devoted to a theory of plasmonic THz detector through a background of plasma THz 
device and the operation principle of non-resonant THz detector. 
Chapter 3 describes the structure and fabrication of plasmonic THz detector based on asymmetric 
transistor and then, shows the characteristics in terms of asymmetry ratio, detector delay, and detector 
performance metrics. 
Chapter 4 describes the structure and fabrication of monolithic transistor-antenna device. This 
proposed novel device has perfect impedance matching between FET and antenna through gate metal 
functioned as THz antenna. 
Finally, conclusion is given in Chapter 5. 
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Chapter II 
Theory of plasmonic terahertz detector 
 
2.1 Plasma-mode 
 
When THz wave is radiated in small size electronics, there are two modes, which are transit mode 
and plasma mode. Because the emission frequency of transit mode is strongly dependent on the cut-off 
frequency, which is determined by transit time of local electron, the experimental results show that the 
maximum emission frequency cannot exceed one terahertz [26]. On the contrary, Shur and Dyakonov 
predicted an instability of electron plasma waves in a short channel FET at THz frequencies in 1993 
[27]. As gate lengths in high-electron-mobility transistors (HEMTs) [28-35] and silicon MOSFETs [36-
38] are made increasingly smaller, charge transport becomes ballistic, and device channels behave as 
resonators. Terahertz response in these devices results from plasma waves being generated in the device 
channel due to modulation of the electron concentration. A localized decrease in electron concentration 
causes an excess of positive charge, attracting electrons in the vicinity. These electrons rush towards the 
positive charge, but because of their inertia, overshoot the charge location. Now attracted in the opposite 
direction, they again rush in and overshoot the charge location, hence, supporting oscillations of the 
electron density (i.e. plasma waves). Figure 2-1 compares plasma wave and transit mode performance 
for silicon (Si), gallium arsenide (GaAs) and gallium nitride (GaN) semiconductors, indicating an 
increase of roughly ten times in operating frequency, pushing device performance well into terahertz 
frequencies, even for silicon devices at contemporary gate lengths. The devices using plasma mode 
focus on propagation of collective electrons, which can be called plasma wave and it has faster velocity 
than electron drift velocity in resonant mode. FET-based plasmonic wave detection mechanism, which 
is not limited by cut-off frequency as in Schottky barrier diode (SBD) [39-42], has attractive features 
such as enhanced Rv according to frequency increase in THz range and robustness to high THz input 
power [43]. FETs are generally integrated with antennas considering THz wavelength for sub-micron 
Si FETs to detect sub-millimeter THz waves [44-46]. Therefore, because it is possible to make 
integrated circuit (IC) with low cost by using Si, the Si-based detector is competitive and offset these 
shortcomings in the imaging system [13,24,47]. 
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Figure 2-1. Comparison of plasmonic and transit mode operating frequency limits vs.           
gate length for several semiconductor materials. 
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2.2 Operation principle 
 
In FET-based plasma wave detection theory [25,27], the resonance quality factor is wt where w is 
the incoming radiation angular frequency and t is the plasmon decay time due to scattering in the FET 
channel, which is related with the carrier mobility m= qt /m where m is the effective mass of electron, 
q is the electron elementary charge. As shown in Figure 2-2, in case of high frequency regime occurs 
when wt >>1, the channel scattering frequency (1/t) is much smaller than the incoming THz radiation 
frequency, and then the channel plasma waves can be developed and the FET can act as a resonant [28-
30] detector in the strong inversion condition if the channel length is shorter than the propagation 
distance of the plasma wave. On the other hand, in case of low frequency regime occurs when wt <<1, 
the typical situation in Si FETs with relatively and low channel mobility high scattering frequency (1/t). 
It means that the FET operates in a non-resonant regime [11-22,32-33], but the rectification mechanism 
is still available in the enables wideband THz detection and sub-threshold condition even though the 
plasma oscillation is overdamped and it cannot reach the drain side in the relatively long channel. THz 
detectors based on FET have been demonstrated by using Si metal-oxide-semiconductor FETs 
(MOSFETs) [11-19] and compound materials-based HEMTs [28-35] for sub-THz non-resonant mode 
at room temperature and resonant mode at low temperature, respectively. 
 
 
Figure 2-2. Modes and characteristic damping length according to the frequency and device length. 
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For non-resonant operation regimes, the Du appears as the form of dc voltage between drain and 
source which is proportional to the radiation THz power ([P]). To induce Du from a given radiation THz 
power, some asymmetry between the drain and source is needed and there are typical three methods of 
asymmetry regime [48], such as the difference in the drain and source boundary conditions by using the 
asymmetry due to a dc current between source and drain [30], external capacitances [12], the asymmetry 
in feeding the incoming radiation with a special antenna [49]. Related works also have been reported 
with asymmetric effects of device parasitic in the circuit aspects of FET rectifiers by integrating patch 
antenna and a high-gain voltage amplifier, and a double-grating gate FET structure in asymmetric unit 
cell for strong coupling antenna. In case of non-resonant regime based on FET, Figure 2-3 show that 
THz detection as Du is observed by voltage difference between the drain and source. 
As explained in [25], the basic govern equations of the plasma-wave, which means the oscillations 
of a channel 2DEG density in time and space, can be summarized with the following three equations: 
 
qCUn g /=                                   (2.1) 
0=+
¶
¶
+
¶
¶+
¶
¶
t
v
x
U
m
e
x
vv
t
v g                             (2.2) 
0
)(
=
¶
¶
+
¶
¶
x
vU
t
U gg                                (2.3) 
 
 
 
Figure 2-3. Schematic of THz detection based on FET in non-resonant regime. 
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where n is the surface 2DEG concentration in the FET channel, Ug is the gate-to-channel voltage swing 
Ug= Vgc(x)-Vth (Vgc(x): the local gate-to-channel voltage, Vth: threshold voltage), C is the gate capacitance 
per unit area, q is the elementary charge, v is the electron drift velocity, m is the electron effective mass, 
and t is the momentum relaxation time. 
 
In the non-resonant regime of the plasmonic THz detectors, the plasma wave becomes overdamped 
and cannot exist since the electron drift velocity v is considerably small due to the scattering when wt 
<< 1. Then, the second term in the hydrodynamic Euler equation of Eq. (2.2) can be ignored and it 
becomes the Drude equation of motion as follows:  
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It should be noted that Drude Eq. (2.4) can be solved with continuity Eq. (2.3) in a self-consistent way 
on the TCAD platform. By using the following asymmetric boundary conditions for the detector 
operation, 
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where Ua is the amplitude of the ac voltage, which is induced by the incoming THz radiation between 
the gate and source, and Lg is the channel (gate) length, the output signal of FET can be obtained as 
photoinduced drain-source voltage DU in the form of equation as follows [25, 43]. 
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This Eq. (2.7) also can produce the consistent result with the position-dependent photoresponse, 
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where the distance from the source x is relatively much larger than the characteristic length (l) in the 
non-resonant regime of wt << 1 [43]. 
  Detector response time by occurrence of l is of great importance in sensing applications involving 
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substantial imaging processing. Generally, the FET may be described by an equivalent circuit presented 
in Figure 2-4. The obvious elements are the distributed gate-to-channel capacitance and the channel 
resistance, which depends on the gate voltage through the electron concentration in the channel. In 
terms of low frequency regime (wt << 1), the plasma waves cannot exist because of an overdamping. 
At these low frequencies, FET become simply short-circuits which leads to an RC line as shown in 
Figure 2-4. Its properties further depend on the gate length, the relevant parameter being wtRC, where 
tRC is the RC time constant of the whole transistor. Since the total channel resistance is Lr/W, and the 
total capacitance is CWL (where W is the gate width and r= 1/s is the channel resistivity). In case of 
non-resonant plasmonic THz detector based on Si FET, wtRC >> 1 by relatively long gate (L >> rCw)-
0.5. The induced ac current will leak to the gate at a small distance l form the source, such that the 
resistance R(l) and the capacitance C(l) of this piece of the transistor channel satisfy the condition: 
 
 1)( =lRCwt                           (2.9) 
where, 
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This condition gives the value of the “leakage length” l on the order of (rCw)-0.5 (which can also be 
rewritten as s(t/w)0.5). If l << L, then neither ac voltage, nor ac current will exist in the channel at 
distances beyond l from the source. 
 
 
Figure 2-4. Schematic of a FET equivalent circuit. 
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2.3 Summary 
 
In this chapter, plasma-mode which is not limited by cut-off frequency, have been introduced in 
comparison with transit-mode. FET-based plasmonic wave detection mechanism in non-resonant 
regime has attractive features such as enhanced Rv according to frequency increase in THz range and 
robustness to high THz input power. rectification mechanism is observed in sub-threshold condition 
even though the plasma oscillation is overdamped and it cannot reach the drain side in the relatively 
long channel from a given radiation THz wave. the Du appears as the form of dc voltage between drain 
and source which is proportional to the radiation THz power.  
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Chapter III 
Plasmonic THz detector based on asymmetric transistor 
 
3.1 Introduction 
 
Since the theoretical consideration of plasma waves as a fluidic behavior of two-dimensional electron 
gas (2DEG) in a FET channel was proposed by Shur and Dyakonov [27], THz emitters and detectors 
based on plasma-wave theory have been extensively developed. However, In terms of the technical 
difficulty in achieving a theoretical boundary condition, detector implementation is relatively easier 
than emitter implementation, where resonant plasma waves in the ballistic channel should be guaranteed. 
Meanwhile, FET can operate as a plasmonic detector even in non-resonant mode by the overdamped 
plasma wave (wt < 1) [25]. After the first realization of a plasmonic THz detector based on HEMT [31], 
Si MOSFETs-based plasmonic sub-THz detectors with relatively low channel mobility have also been 
demonstrated by showing comparable performance metrics with HEMT [24],[47]. These pioneering 
works enable the low-cost CMOS technology to be employed for plasmonic THz detector development, 
which lead to highly sensitive Si CMOS detectors for broadband THz imaging [13]. 
For CMOS technology-based THz detectors with different detection mechanisms from plasma mode, 
a Schottky barrier diode (SBD), which is a current-driven transit-mode device, has been scaled down 
for optimized design so as to increase its cutoff frequency over 1 THz. As a result, a 0.86 THz 4x4 array 
CMOS technology-based SBD imager was reported with raster scan measurement [22], while a 1x240 
array compound InGaAs SBD imager was demonstrated as a real-time one-dimensional line scanner 
[42]. In terms of the circuit design approach, a resistive mixer-based THz detector has been proposed 
[11]. By utilizing distributed resistive self-mixing in the FET channel, a 0.65 THz focal plane array 
(FPA) detector integrated with differential amplifiers was reported [12] and recently, a 1 k pixel video 
camera has been demonstrated for a real-time high-resolution THz imaging by 65-nm CMOS bulk 
process technology [14].  
The advantages of the plasmonic detection mechanism, which is not limited by cut-off frequency as 
in the transit mode, are that it can exhibit enhanced performance according to the THz frequency 
increase [25] and robustness to high-input THz power [43]. However, owing to the much longer 
wavelength of the THz range (0.3~3 mm) than the feature size of the electronic devices, THz detectors 
should be equipped with a relatively large size of antenna for input THz wave [7]-[20], which causes 
significant power loss during transmission, depending on the antenna design [44,46]. Furthermore, 
high-gain amplifiers, which are widely adopted due to their small output-signal by input power loss, 
can also increase the total detector noise by additional circuitry [17]. Thus, our previous works have 
enhanced the performance by focusing on asymmetric FET design itself in a non-self-aligned structure 
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[45] and low-impedance FET design considering the impedance matching with the in-plane integrated 
antenna [46].  
In this chapter, performance enhancement of the Si FET-based plasmonic THz detector is 
demonstrated by asymmetry ratio between source and drain in non-self-aligned process. In addition, 
high-performance plasmonic THz detector in a self-aligned 65-nm CMOS foundry technology by 
designing novel asymmetric channels with vertically integrated antenna on the top-metal layer. 
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3.2 Device structure and modeling 
 
Plasmonic THz detectors based on Si FETs, which operate in non-resonant mode due to its relatively 
low mobility, can detect THz wave power by dc voltage difference between the source and drain in the 
sub-threshold conduction channel. As shown in Figure 3-1(a), when the channel inversion layer is not 
strongly formed in a weak-inversion regime by biasing dc gate voltage (VGS) below threshold voltage 
(VT), incoming THz wave, which can be modeled as the ac signal with a frequency (w), induces the 
channel 2DEG oscillation with the propagation distance (l2DEG). Under the asymmetric boundary 
conditions by the external gate-to-source (Zgs,ext) and gate-to-drain impedance (Zgd,ext), dc drain-to-
source output voltage (Du) can be obtained from the time-averaged asymmetric channel charge 
distribution [50]. 
Figure 3-1(b) and (c) show the device simulation results of channel 2DEG oscillation as a function 
of time and position for symmetric and asymmetric boundary condition, respectively. In the symmetric 
case of Zgs,ext= Zgd,ext as shown in Figure 3-1(b), the overdamped plasma waves in both the source and 
drain side show the same l2DEG. This symmetric 2DEG modulation would bring about the completely 
balanced internal diffusion current at the source (Is,int) and drain (-Id,int) in the opposite direction and 
thus there would be no response of DvDS by zero internal net current (Inet,int). In the case of Zgs,ext >> 
Zgd,ext for the external gate-to-drain ac pass (short) condition, however, asymmetric Is,int >> Id,int can be 
observed from the suppressed 2DEG modulation at the drain side and thus nonzero Inet,int would be 
expected, as shown in Figure 3-1(c). In the open drain configuration (dc cut-off) by connecting the end-
circuit stage with a high impedance such as a voltmeter, this nonzero Inet,int should be canceled out by 
the internal cancellation current (Ic,int). Therefore, the output dc voltage of Du would be generated at the 
drain node according to Ohm’s law of Ic,int= |Inet,int|= Du/R where R corresponds to a channel resistance 
(Rch) of FET in the subthreshold (weak-inversion) regime. 
To achieve the external ac pass condition at drain side, the quantitative analysis of Zgd,ext, which is 
typically related to an external gate-to-drain capacitance (Cgd,ext) in MOSFET, should be performed by 
the intrinsic gate-to-channel capacitance (Cg,i) for Cgd,ext/Cg,i > 1 from Zgd,ext= |1/jw Cgd,ext| < |1/jwCg,i|. 
Figure 3-2 shows the SynopsysTM Sentaurus mixed-mode technology computer-aided design (TCAD) 
simulation results of normalized DvDS as a function of Cgd,ext/Cg,i by connection of the external lumped 
element Cgd,ext with an exemplary MOSFET with a gate length of Lg= 300 nm, width of W= 1 mm, and 
oxide thickness of tox= 2 nm (Cg,i= 5.2 fF with eSiO2= 3.45x10-13 F/cm). At this point, the Cgd,ext should 
be over 100 x Cg,i to pass the ac signal completely for the saturated maximum Du. 
In terms of MOSFET design for the detection performance enhancement, it is more important to 
investigate the rapidly increasing Du regime where 10-3 < Cgd,ext/Cg,i < 100 by enhancing channel charge 
asymmetry rather than the saturated regime of Cgd,ext/Cg,i > 100. As reported in our previous work [45], 
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the performance enhancement has been achieved in the range of Cgd,ext/Cg,i from 2 to 20 by designing 
an asymmetric channel in a non-self-aligned structure where gate-overlapped source/drain region can 
be well controlled with layout design. Therefore, the MOSFET design itself without additional lumped 
circuit elements become significant for high performance in plasmonic power detection mechanism. 
 
 
 
(a) 
 
(b)                (c) 
Figure 3-1. (a) Schematic of MOSFET-based plasmonic THz wave detection with two-
dimensional electron gas (2DEG) having propagation distance (l2DEG). The device simulation 
results of channel 2DEG oscillation as a function of time and position for (b) symmetric and 
(c) asymmetric boundary condition. 
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Figure 3-2. Mixed-mode TCAD device simulation results of normalized DvDS as a 
function of Cgd,ext/Cg,i by a connection of the external lumped capacitance Cgd,ext 
(Zgd,ext= |1/jw Cgd,ext| in right y-axis) to the drain node of an exemplary MOSFET. 
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3.2.1 Asymmetric field-effect transistor structure 
 
 The effect of channel shape on the channel 2DEG density and its asymmetry has been investigated 
in comparison with a previous non-self-aligned structure, as shown in Figure 3-3. By using a 3-D TCAD 
device simulation framework, the non-self-aligned, trapezoidal, and self-aligned channel shape isolated 
by STI are modeled as illustrated in Figure 3-3(a), (b), and (c) with each contour plot of channel electron 
density showing the same l2DEG, respectively, which indicate that the self-aligned channel in this work 
(Figure 3-3(c)) has more enhanced electron density near the source side than that of the non-self-aligned 
structure (Figure 3-3(a)). It can be noted that this result is due to a more confined channel around the 
source side by presenting the intermediate range of the channel 2DEG density profile at the source in 
case of the trapezoidal channel (Figure 3-3(b)). 
In addition to channel 2DEG density enhancement (Figure 3-3), analysis of the channel shape effect 
on the charge asymmetry between drain and source has been performed by demonstrating the channel 
2DEG density modulation as a function of channel position and time under a superimposed time-
varying gate bias (vGS(t)= VG + visinwt) with dc VG= VT and ac signal of THz wave with the amplitude 
of vi= 20 mV. As shown in Figure 3-4(a), charge asymmetry between source and drain has been obtained 
under the equalized Rch in each case, which confirms that the observed charge asymmetry only results 
from channel shape difference. 
Figure 3-4(b) shows the normalized maximum and minimum N2DEG by the minimum of each group 
at x= 25 nm, where N2DEG is highly modulated (close to source), and x= 175 nm, where N2DEG is almost 
invariable (close to drain). By taking a first-order diffusion approximation, the net current density (Jnet,int) 
would be produced from these charge asymmetries and expressed as  
 
 
(a)                        (b)                       (c) 
Figure 3-3. Channel electron density contour plots under THz wave radiation (ac signal) 
onto Si MOSFET with (a) non-self-aligned gate structure, (b) trapezoidal channel shape, and 
(c) self-aligned gate structure at equivalent channel resistance allowing the same l2DEG for all 
the different channel shapes. 
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where q is the elementary electronic charge and Dn is the electron diffusivity. It can be expected from 
Figure 3-4(b) that self-aligned channel shape shows more enhanced Jnet,int because of the increased 
charge asymmetry. This Jnet,int is proportional to the dc offset voltage of Du in the output voltage of vDS(t) 
as demonstrated in Figure 3-4(c), by following Ohm’s law given by  
 
)(int, GSchnet VRJu ´µD                               (3.2) 
 
where Rch(VGS)=mn(W/L)Cox(m-1)exp{q(VGS-VT)/mkBT} and m is the body effect coefficient in the 
subthreshold MOS I-V equation [51]. Therefore, performance enhancement can be obtained in non-
resonant plasmonic THz detector based on FET with a self-aligned gate structure since more enhanced 
channel charge asymmetry and higher Jnet,int have been confirmed. 
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(a) 
 
(b)                         (c) 
Figure 3-4. (a) Electron density modulations as a function of channel position and time from 
3-D TCAD device simulation in Figure 3-3 under the same Rch (inset). (b) Normalized max 
and min N2DEG by each min of Figure 3-4(a) at x= 25 nm (highly modulated) and x= 175 nm 
(almost invariable). (c) Simulation results of output vDS(t) with the normalized dc offset Du 
by the lowest value of Figure 3-3(a) case. 
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3.2.2 Numerical device simulation 
 
In the non-resonant mode (wt < 1), the 2DEG plasma waves cannot exist in the channel because of 
overdamping, which means a longer propagation length than the coherent distance, and thus, this 
eventually give rise to the asymmetric electron distribution along with the channel length direction. 
Therefore, as shown in Figure 3-5, the quasi-plasma electron box is modeled on the basis of the 
assumption of ‘quasi-static’ 2DEG density for the resultant channel electron distribution with 
asymmetry when THz wave is radiated. Although the resultant 2DEG behavior should be described by 
the hydrodynamic Euler equation with the convection component in the rigorous manner, the quasi-
plasma 2DEG modeling has been performed on the basis of the SynopsysTM Sentaurus TCAD platform, 
which does not include the hydrodynamic Euler formalism, for the efficient simulation of non-resonant 
wideband THz detectors by exploiting the advantage of well-established MOSFET models and the 
DC/AC analysis environment on TCAD. In our quasi-plasma 2DEG modeling under the given 
temperature (T= 300K) and with constant doping profiles. Quasi plasma 2DEG length is determined by, 
electron modulation simulation TCAD frame work and extract max length of the source side length. 
Because it is necessary to asymmetry environment between source and drain for extracting Du in non-
resonant THz detector based on Si MOSFET, the applied asymmetric boundary condition in the 
transient by adding varied external capacitance between gate and drain as shown in Figure 3-6. The 
gate-to-drain voltage (Vgd) can be saturated to DC output voltage as gate-to-drain capacitance (Cgd) 
increases since the gate-to-source voltage (Vgs) has been applied as Uasinwt + Vg. Thus, the Cgd in our 
device is satisfied with boundary condition for detecting THz wave. 
 
 
Figure 3-5. Schematic of THz detector with quasi-plasma 2DEG modeling. 
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Figure 3-6. The transient simulation applied asymmetric boundary condition by the mixed-
mode TCAD framework (Figure 3-5) according to the adding varied external capacitance 
between gate and drain. 
 
 
Figure 3-7. Contour plots of the channel electron density modulation according to the channel 
position at each time scale. (a) symmetry condition (b) Cgd= 1aF, (c) Cgd= 1fF, and (d) Cgd= 1pF. 
 
 
38 
 
Figure 3-7(a) shows that the the channel 2DEG density modulation transient simulation at 0.7 THz 
has been demonstrated with TCAD framework based on the coupled continuity and Drude equation 
with normal electric field-dependent mobility model. These contour plots of the channel 2DEG density 
(at tox= 2.5 nm) modulation according to the channel position at each time scale depend on the symmetry. 
In terms of the symmetric condition, it is equal to propagation distance (l0) at drain and source side. 
According to increasingly adding capacitance of 1 aF, 1 fF, and 1 pF as shown Figure 3-7(b), (c), and 
(d), respectively, their l at drain side are degraded as compared with l0. If saturated asymmetric condition 
is satisfied with boundary condition at Cgd = 1 pF, the ac signal has been applied only at the source side 
(x= 0) as V(0, t)= 0.05sin(wt) + Vg (=Vth; 0.42 V) and gate-to-drain voltage can be kept with DC gate 
voltage as V(Lg, t)= Vg= 0.42 V at x= Lg. From these contour plots of electron density by TCAD 
simulation, the l, which is the most important parameter as quasi-plasma 2DEG length (lQP) in plasmonic 
THz detectors simulation, has been extracted as shown in Figure 3-7(d). 
Figure 3-8 shows contour plots of the electron density for extracting the quasi-plasma 2DEG 
modeling by density (NQP) and length (lQP) according to tox variation. Electron density is sensitive as 
biased gate voltage in case of the ultra-thin gate dielectric. As thinner tox, electron density increases in 
2DEG density modulation by improved subthreshold swing (SSW) of FET. NQP is defined average of 
2DEG density.  
 
 
Figure 3-8. Contour plots of the channel electron density modulation according to the channel 
position at the same gate overdrive voltage Vg- Vth= 0. (a) NQP= 6.5e18 cm-3 at tox = 1.1 nm, (b) NQP= 
6.1e18 cm-3 at tox = 2.5 nm, and (c) NQP= 5.9e18 cm-3 at tox = 4.0 nm. 
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Figure 3-9. Contour plots of electron mobility in channel. (a) tox = 1.1 nm (b) tox = 2.5 nm, 
and (c) tox = 4 nm at the same gate overdrive voltage Vg- Vth= 0. 
 
The propagation distance from the 2DEG density simulation results decreases by reducing tox. Since 
the modulation and propagation of a plasma-wave electron fluid (l= s(t/w)0.5) definitely depend on the 
plasmon decay time τ= μm/e (where e is the electron charge), the parameter μ is the quality factor. These 
values of l can be varied by scattering, as plotted in Figure 3-9 which illustrates the electron mobility 
degradation according to the tox decrease because of the surface roughness scattering (SRS) by the 
enhanced normal electric field. Therefore, it can be expected that the value of lQP decreases by more 
degraded electron mobility in thinner gate dielectric [46]. 
Figure 3-10 shows the simulation results of Du, which has been normalized by maximum value near 
Vg= Vth with arbitrary unit, as a function of Vg at tox= 2.5 nm for investigating effects of key parameters 
about Du by incorporating quasi-plasma 2DEG model with these physical parameters of lQP and NQP 
into channel region independently (Figure 3-5). The extracted Du enhancement by NQP as escalating is 
steeper effect than lQP as diminishing. When lQP is below 50 nm, it is same to the previous case because 
of lQP equal to 2DEG length in drain side. Exceptionally, when NQP is 1e18 cm-3, device is induced with 
symmetry condition because of NQP=Nch. Figure 3-11 shows simulation results of the Du as a function 
of Vg with various tox. In terms of NQP as electron density of average (NQP= 5e18 cm-3) in channel surface, 
in accordance with the simplified theory of the non-resonant plasmonic wave THz detector, as tox scaled 
down from 4 to 1.1 nm, the higher Du (about 21.6 percent) has been obtained in the sub-threshold region. 
When NQP is electron density of average in propagation of a plasma-wave electron fluid, the more 
enhanced about 89.9 percent has been obtained. In order to enhance the performance throughout the 
device design such as tox scaling, increment of the density 2DEG modulation is primarily required for 
the high performance plasmonic THz detectors. 
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Figure 3-10. The simulation results of normalized Du by the maximum point Vg with various NQP 
(1e18~1e19 cm-3 at lQP= 80 nm) and lQP (40~130 nm at NQP = 5e18 cm-3) values based on a quasi-
plasma 2DEG model at tox= 2.5 nm. 
 
 
Figure 3-11. The simulation results of Du as a function of Vg according to the variation tox (= 1.1, 2.5, 
and 4 nm) by incorporating the quasi-plasma 2DEG into channel region. 
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3.2.3 Non-quasi-static compact model 
 
To characterize the transient delay components and detect speed performance, the equivalent circuit 
compact model of a MOSFET should be developed by including both the plasmonic power detection 
and the transit-mode non-quasi-static (NQS) has been modeled only by a distributed RC network [12,15] 
and numerical device simulation [52]; however, the reported NQS models with lumped elements fail to 
describe the plasmonic detection mechanism [53,54] and show the complexity for component analysis 
with segmented MOSFETs [55]. Moreover, even experimentally measured MOSFET delays during 
plasmonic power detecting operation have not been reported to date.  
Figure 3-12 shows the equivalent circuit configuration of our advanced NQS model for plasmonic 
MOSFET operation. The background schematic is the calibrated TCAD device model with the 
experimental MOSFET fabricated by a non-self-aligned metal gate process [45]. The distinguished 
features of our proposed model in contrast with the Elmore model (dashed line box) [53] include the 
additional resistance of the gate (Rg), source (RS), and drain (RD) as well as the additional capacitance 
of the gate-to-drain (Cgd,ov) and source overlap capacitance (Cgs,ov) provided by the asymmetric overlap 
width of the source (WS= 2 mm) and drain (WD= 20 mm) under the same channel (Lg= 2 mm) and overlap 
lengths (Lov= 4 mm), as shown in the inset of Figure 3-12. 
 
 
Figure 3-12. Equivalent circuit configuration of the advanced NQS model from an Elmore 
model (dashed box) for plasmonic MOSFET operation with a THz-wave detection output 
(Du). Inset shows the top-view image of the fabricated asymmetric MOSFET from a non-
self-aligned Al gate-lase process. 
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To verify the model on the physical Rg effect in transit mode, large-signal DC transient gate delay 
characteristics according to Al (metal), NiSi (silicide), and poly-Si gate materials are compared with 
the numerical TCAD device simulation based on common material-dependent resistivity (r), rAl= 2.7 
mW-cm, rNiSi= 21.5 mW-cm, and rpoly-Si= 135 mW-cm, as shown in Figure 3-13(a). Under the gate voltage 
(VG) with increasing times of both 0.01 and 0.5 ns, the transient simulation results of the drain current 
(ID) from our model are well-matched with the numerical 3D TCAD simulation results by describing 
the gate width (W= 20, 50 mm) effects on the ID delay, while the Elmore model shows similar results 
with the quasi-static (QS) model that cannot describe the Rg effect on the transient delay characteristics. 
As shown in Figure 3-13(b), under the super-imposed small-signal ac voltage on the gate (vac= vasin2pft, 
va= 20 mV, f=0.2 THz), the plasmonic THz power detection simulation capability of the proposed NQS 
model has also been verified by demonstrating the well-matched results of the DC output voltage (Du) 
with calibrated TCAD and experimentally measured data [45]. The key model parameters of the 
asymmetric Cgd,ov= 56 fF(=10Cgs,ov) by the gate oxide thickness of tox= 50 nm under WD= 20 mm(= 10WS) 
with the same Lov= 4 mm and Rg= 0.35 W for the Al gate are used based on the Hewlett simulation 
program with integrated circuit emphasis (HSPICE) BSIM3 model that is also calibrated for the 
fabricated Al-gate Si MOSFET. 
Furthermore, the asymmetric Cgd,ov effect on the peak Du that is observed in the subthreshold region 
(VG<VT) as the non-resonant plasmonic detection theory [25] has also been verified with good 
agreement for the normalized peak Du as a function of the ratio of Cgd,ov and the intrinsic gate-to-channel 
capacitance (Cg,i) between the model and mixed-mode TCAD with external Cgd,ext= Cgd,ov, as shown in 
Figure 3-13(c). Cgd,ov/Cg,i > 1 is the key condition to enhance the performance (peak Du) of the plasmonic 
THz detector [52]. In this work, the values of peak Du from the experimental MOSFET with various 
asymmetry ratios (ha= Cgd,ov/Cgs,ov= Cgd,ov/2Cg,i) from ha= 1 (symmetry) to 10 have also been plotted 
exactly on the HSPICE simulation results from the proposed NQS compact model. 
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Figure 3-13. (a) Transient gate delay simulation results for Al, NiSi, and poly-Si gate materials from 
the proposed NQS model compared with 3D TCAD. (b) The well-matched HSPICE simulation results 
of Du as a function of the gate overdrive voltage (VG - VT) at Cgd,ov(= 10Cgs,ov)= 56 fF and (c) the 
normalized peak Du as a function of Cgd,ov/Cg,i with experiment and mixed-mode TCAD. 
 
  
44 
 
3.3 Device fabrication 
 
First of all, to investigate detector performance of asymmetry ratio and delay, non-self-aligned 
process is adopted as relatively simple fabrication. Figure 3-14 shows that there are 4 mask layers: the 
first active layer for doping region of source and drain, the second gate open layer for gate-to-channel 
coupling region overlapped with source and drain, the third contact layer for via hole contact between 
metal and doping regions, the fourth metal layer for metallization of gate, source and drain electrodes, 
respectively. By using this layer sequence, the asymmetric source and drain doping region, which 
should be overlapped with gate electrodes, can be easily designed at the first layer step in non-self-
aligned structure. The THz detector was fabricated in Ulsan National Institute of Science and 
Technology (UNIST) central research facilities (UCRF). The p-type boron-doped Si (100) wafer has 
doping concentration (Na) of 1 x 1015 cm-3 and 200-mm-thick. After the native oxide was removed by 
wet cleaning, the thickness field oxide layer of 600 nm was thermally grown at 1100 °C for device 
isolation. By dry etching in CHF3/CF4 reactive-ion plasma, the field oxide was removed at the 
drain/source region.  
 
 
(a)                                    (b) 
 
(c)                                    (d) 
Figure 3-14. There are 4 mask layers: (a) the first active layer for doping region of source and 
drain, (b) the second gate open layer for gate-to-channel coupling region overlapped with source and 
drain, (c) the third contact layer for via hole contact between metal and doping regions, (d) the fourth 
metal layer for metallization of gate, source and drain electrodes, respectively. 
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At this active layer as the first photolithography step, the drain/source region can be formed 
asymmetrically or symmetrically by varying the widths of the drain and source, and the Lg can be 
defined with the distance between the drain and the source at the same time (see Figure 3-15(a)). After 
the formation of the n-type source and drain region by the POCl3 diffusion process with the surface 
concentration of 3 × 1019 cm-3 and a junction depth (Xj) of 250 nm, the 200-nm-thick inter-layer 
dielectric (ILD) oxide was deposited uisng plasma-enhanced chemical vapor deposition (PECVD). 
Subsequently, the gate open layer defines the gate-to-channel coupling region and a thermal oxide 
thickness of 50 nm was grown at 950 °C as the gate dielectric. Aluminum (including 1% Si) as the 
metal layer including an antenna pattern was deposited by dc sputtering and finally sintered at 450 °C, 
after opening the contact holes at the source and drain regions. The metallurgical channel length can be 
estimated to be 1.5 mm considering the diffused junction depth from Lg= 2 mm in the non-self-aligned 
structure. The Vth extracted from the Id-Vg dc curves at Vd= 1 V was within the range of Vth= 0.4-0.5 V 
for all devices (Figure 3-15(b)). 
 
 
(a) 
   
(b) 
Figure 3-15. (a) Micrograph (top view) of the fabricated Si FET with asymmetric source and drain. 
WD and WS with corresponding asymmetry ratios (ha= WD / WS) of 1, 2, 5, and 10. (b) DC transfer 
curves of the fabricated Si-FETs. The Vth is extracted from these curves at Vd= 1 V. Inset shows the 
negligible gate current for all gate voltages. 
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Figure 3-16 shows a photograph of the fabricated THz detector based on FET integrated with a bow-
tie antenna, which is connected between the gate and the source terminal. By finite-difference time 
domain (FDTD) antenna simulation, the architecture of the bow-tie antenna has been designed with the 
angle q= 74° and radius r= 51 mm. At this point, it should be noted that the antenna design parameters 
are optimized since the radius of r= 51 mm has been selected by mainly targeting for 0.4 THz 
wavelength (l/4= 187.5 mm) and the angle of q= 74° is considered for bandwidth broadening for the 
0.2-0.4 THz wideband detection, which is the advantage of the bow-tie antenna structure for the non-
resonant plasmonic THz wave detection regime. The micrograph shows the fabricated Si FET-based 
THz detector with the asymmetric drain and source structure. The asymmetric structure is designed by 
the split of source width WS as 20, 10, 4, and 2 mm with the fixed drain width WD= 20 mm the 
corresponding the asymmetry ratio ηa (= WD/WS, where WD and WS are the gate-overlapped drain and 
source widths, respectively) would be 1, 2, 5, and 10, respectively. 
 
 
 
Figure 3-16. Photograph of the fabricated THz detector samples. The inset shows a micrograph (top 
view) of the fabricated Si FET with asymmetric structure. The bow-tie antenna with the r= 51 mm and 
q = 74° has been integrated as the electrode metal layers of the gate and source. 
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Secondly, self-aligned process by using 65-nm CMOS technology is performed for demonstrating 
multi-pixel array detector. Figure 3-17(a) and (b) shows the schematics of the layout and cross-sectional 
view of the fabricated asymmetric MOSFET for the plasmonic THz detector by using 65-nm CMOS 
technology, respectively. As shown in the plan-view of layout (Figure 3-17(a)), the asymmetric channel 
on the active layer has been newly designed with a different source (WS) and drain width (WD) 
surrounded by a shallow trench isolation (STI) process in a self-aligned poly-Si gate-first standard 
process, while the cross-sectional view of the asymmetric MOSFET is the same as the symmetric one 
(Figure 3-17(b)). The fabricated n-MOSFETs have a nominal Lg= 200 nm for asymmetric overlap 
capacitance with WS= 200 nm and WD= 2 mm on tox= 2 nm (effective-oxide thickness (EOT)= 1.9±0.15 
nm). This is thinner than the tox= 10 nm used in our previous MOSFET [19], and can expect the more 
enhanced plasmonic channel electron density modulation induced by the thinner gate dielectric 
thickness [56]. 
As shown in the transfer ID-VG curve of Figure 3-18, successful dc characteristics have been obtained 
with a well-suppressed gate current (IGS) below pico-ampere and a good subthrehold swing (SSW) of 
72 mV/dec in the fabricated asymmetric MOSFET (WS << WD). From the linear region at low drain bias 
of VDS= 0.1 V, the threshold voltage (VT) has been extracted as VT= 0.29 V, which is a key criterion for 
a non-resonant mode (VGS < VT) operation in the plasmonic power detection mechanism. The inset 
shows the linear and log-scale of transfer I-V curve in the saturation region at VDS= 1 V, which indicates 
that an on-current (ION) of 0.64 mA/mm is relatively lower than the target value of 0.9 mA/mm provided 
by 65-nm CMOS foundry, owing to marginally increased Lg for asymmetric channel design with more 
reduced WS than WD. 
 
 
(a)    (b) 
Figure 3-17. (a) Layout design of asymmetric channel with different source (WS) and drain width 
(WD) in self-aligned poly-Si gate process. (b) Cross-sectional view of the fabricated asymmetric 
MOSFET with Lg= 200 nm and tox= 2nm. 
48 
 
 
Figure 3-18. Measured transfer IDS-VGS curves of the fabricated n-channel asymmetric 
FET. The extracted VT= 0.29 V and SSW= 72 mV/dec at VDS= 0.1 V. Inset shows IDS-VGS 
curves in saturation region at VDS= 1 V with ION= 0.64 mA/mm. All the measured IDS are 
normalized by source width of WS= 200 nm. 
 
For absorbing THz wave with a sub-millimeter wavelength of 0.3~3 mm (0.1 ~ 1 THz), sub-micron 
or nanoscale asymmetric MOSFET should be integrated with the relatively large submillimeter 
dimension of antenna as a front part of the THz detector, as shown in Figure 3-19, which is the top-vie
w micrograph image of the fabricated plasmonic THz detector. The integrated patch antenna on 
the top metal Cu layer, with a 2.4 mm-wide feeding line (EA), was designed at 0.2 THz resonance (i
nset), which has the bandwidth of 11 GHz (S11 < -10 dB at 192~203 GHz) with a low 
characteristic impedance of Za= 50 W [57]. This is distinguished from a few kW-level high-impedance 
antenna design [44], to make the difference with a low input impedance (Zgs) of the asymmetric 
MOSFET as small as possible. This power loss reduction by impedance matching has been confirmed 
by low-impedance antenna-coupled FET [46]. In this work, low-impedance MOSFET is also 
consistently designed with Re{Zgs}= 50 W  at 0.2 THz for the impedance matching as shown in the inset 
of Figure 3-19. Figure 3-20 illustrates the cross-sectional schematics of the patch antenna-coupled 
FET for THz wave power detection. By exploiting intermediate metal layers with low-k inter-
dielectric layer (ILD) in CMOS foundry process, the ground plane (B1) with a feeding line (EA) has 
been introduced below the patch antenna to minimize the loss of THz wave power through a radiation 
into a relatively high-k Si substrate, as in our previous in-plane antenna structure [46]. This vertical 
integration of patch antenna has usually been adopted for high antenna efficiency in a CMOS-based 
plasmonic THz detector [12], [14]. Thus, fair comparison of detecting performance can be expected. 
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Figure 3-19. Top-view micrograph image of the fabricated asymmetric MOSFET integrated with 
patch antenna on top metal layer. Inset shows the simulation results of integrated patch antenna 
response (S11) at Za= 50 W and FET impedance (Re{Zgs}) as a function frequency around 0.2 THz. 
 
 
Figure 3-20. Cross-sectional schematic of a patch antenna-coupled FET with ground plane (B1) and 
feeding line (EA) on the intermediate metal layers having low-k ILD layer. 
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3.4 Device characteristics 
 
3.4.1 Plasmonic detection characteristics 
 
Figure 3-21 shows the experimental setup for the Du of the fabricated plasmonic THz detector. The 
THz radiation with f= 0.2 THz was generated by a gyrotron source as higher-order mode resonator, 
which enables real-time detection with the continuous-wave (CW) method since it is stable in the sub-
THz frequency regime [58,59]. The THz wave was emitted through the waveguide, and reflected to off-
axis paraboloidal (OAP) mirrors for collecting wave. The lock-in amplifier provides band-pass filtering 
approximately at a chopping frequency of 200 Hz, and thus, the post-detection background noise can 
be reduced significantly. 
Figure 3-22 shows the Du results of the fabricated THz detector with the asymmetric structure for 0.2 
THz radiation. by the FET-based plasmonic detection theory [25,27], Du appears in the form of dc 
voltage at the sub-threshold region (Vg < Vth), which indicates that the fabricated Si FET-based THz 
detector is successfully operated in the non-resonant broadband sub-THz detection regime at T= 300 K. 
Furthermore, reproducible Du are obtained for various detectors with different asymmetry ratios (ηa= 
10 and 2) and a much higher Du for the detectors with ηa= 10 than ηa= 2. The Du in the plot of Figure 
3-22 has been normalized by the peak point with ηa= 10 to compare the relative Du results clearly for 
each sample group with the different ηa values. In our proposed asymmetric structure, these asymmetric 
boundary conditions internally arise owing to the difference in the gate overlap capacitances between 
the drain and the source; thus, Du starts to appear and increases as the structural asymmetry between 
the drain and the source areas under the gate increases.  
As shown in Figure 3-23, the independent effects of the antenna and structural asymmetry on the signals 
of non-resonant plasmonic responses to 0.2 THz radiation from the gyrotron source have been 
successfully observed through the split experiments of the fabricated Si FET THz detectors with or 
without (w/o) the antenna structure. The Rv has been normalized by the peak value of the case w/o the 
antenna (red circle) with an arbitrary unit to demonstrate the quantitative effect of the antenna on RV 
enhancement. In comparison with the symmetrical source and drain structure with the ha= 1 as reference, 
the Du of the w/o antenna structure with ha= 10 has been enhanced by about 21.6 times, which is the 
structural asymmetry effect. In terms of the bow-tie antenna effect, the photoresponse of the antenna 
integrated structure with ha= 10 has been enhanced by about 60 times compared with the case w/o the 
antenna structure. 
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Figure 3-21. Experimental setup with optical transmission line system for the Rv of the fabricated 
plasmonic THz detector. 
 
 
Figure 3-22. Experimental results of the Du of Si FET response to 0.2 THz radiation. The Du as a 
function of the Vg for various Si FETs with different asymmetry ratios: ηa= 10 and 2. 
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For this best photoresponse of Du= 6 mV, the absolute value of Rv before normalization can be 
estimated by the following effective power estimation. Considering the actual radiated area of the 
detector (Aa) as 0.35 mm2 with a beam size Abeam= 12.6 x 108 mm2 (= prbeam2 where the beam radius rbeam= 
2 cm), the actual consumed power Pa is Ptotal x Aa/Abeam= 0.027 mW (where Ptotal= 10 W) and then, Rv = 
Du/ Pa= (6 mV)/ (0.027 mW)= 222 V/W. This estimated Rv is comparable to previously reported values 
(200-500 V/W) without on-chip amplification from Si FET-based plasmonic THz detectors [12,24]. 
Figure 3-24 shows the enhanced peak voltages of the photoresponse Du (mV) as a function of the 
increase in ηa. The average (symbols) and value distribution (error bars) from 5-20 samples for each ηa 
indicate that the performance enhancement by the structural asymmetry is reproducible and controllable. 
Based on the same antenna effect on the performance, the enhancement of the Du can be achieved by 
increasing ηa in a structural layout design. The Du have been enhanced on average by about 6.1, 21.7, 
and 36.2 times linearly proportionally to the ηa increases of 2, 5, and 10 times from the symmetric 
structure (Du of 0.71 mV), respectively. 
 
 
Figure 3-23. Experimental results of the THz detector response signal to 0.2 THz radiation. 
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Figure 3-24. Experimental results of the Du for the different asymmetry ratios. WD = 20 mm and WS = 
2 (20 samples), 4 (12 samples), 10 (7 samples), and 20 μm (5 samples) with corresponding asymmetry 
ratios (ha = WD / WS) of 10, 5, 2, and 1 (symmetric), respectively. 
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3.4.2 Transient response of detector 
 
Figure 3-25(a) shows the transient simulation results of Du(t) with the THz detection delay (td) and 
overshoot voltage (Uos) based on the established NQS compact model by modulating the DC VG(t) 
between turn-on VG= -0.4 V and turn-off VG= 0 V with a modulation frequency of fm= 2 MHz and a 
rising time of tf= 1 ns under the always-on vac with the THz incoming wave. The td can be defined as 
td= t(Du= 0.1Uos) – t(Du= 0.9Uos) with Uos= Du(t= tf) – Du(saturated). In this simulation, Cgd,ov= 1 pF is 
used for clear observation of td and Uos by a strong asymmetric boundary condition of Cgd,ov >> Cgs,ov= 
5.6 fF under the duty period of 500 ns by fm= 2 MHz. 
The asymmetric Cgd,ov effect on td and Uos in this transient Du(t) simulation has been investigated as 
shown in Figure 3-25(b). As expected, the td would increase (decrease) monotonically with an increase 
(decrease) in Cgd,ov, while Uos would be saturated up to the transition magnitude of VG= 0.4 V at Cgd,ov> 
1 pF and would then decrease because of the divided voltage reduction at the output drain node by 
decreasing the Cgd,ov (upper capacitor) at the fixed drain junction capacitance (lower one); this is 
considered to be 1.5 fF << Cgd,ov in our MOSFET design. As shown in the inset of Figure 3-25(b), it is 
newly found that the intrinsic detection delay of td,int is obtained as 2.76 ns by only considering the 
MOSFET NQS compact model from Figure 3-12, with Cgd,ov= 56 fF. 
 
 
Figure 3-25. (a) Transient simulation results of Du(t) by VG(t) modulation with fm= 2 MHz 
and tf =1 ns. Delay (td) and overshoot (Uos) are defined. (b) Transient simulation results of 
Du with varying Cgd,ov= 10, 50, 100 fF, and 1 pF. Inset shows the intrinsic THz detection 
delay of td,int= 1.14ns at Cgd,ov = 56 fF. 
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Figure 3-26(a) shows the measured delay results of a single pixel from the packaged multi-pixel 
detector with a multiplexer control circuit on a plastic chip board (PCB) with the same VG on-off 
modulation with fm= 2 MHz. It is noted that the measured delay of 76.3 ns is much longer than the 
intrinsic delay (~3 ns) by the model because of the parasitic components from bonding wires/pads and 
DC signal lines on the PCB. Since the THz radiation (vac) from a 0.2-THz gyrotron source is transferred 
onto the antenna separately from VG [46], the parasitic gate capacitance (Cg,p) and gate-to-drain 
capacitance (Cgd,p) are modeled between the modulated VG and vac in addition to the parasitic drain 
capacitance (Cd,p) from the physical PCB wires and pad signal lines, as shown in Figure 3-26(a) (inset). 
Then, these parasitic component effects on the td and Uos could be characterize by additionally 
connecting the external gate capacitance (Cg,ext) based on the equivalent circuit model in the inset of 
Figure 3-26(a). First, under the fixed Cg,ext= 0.5 nF with Cgd,p= 0.2 pF and Cd,p= 1.5 pF, as shown in 
Figure 3-26(b), the decrease of Uos with the increase of Cg,p is simulated since the divided voltage at the 
input gate node decreases by increasing Cg,p (lower capacitor) at the fixed Cg,ext (upper one) as in the 
case of the intrinsic Cgd,ov effect (Figure 3-25(b)). As shown in Figure 3-26(c), however, the increases 
of Cd,p (0.75 - 3 pF) and Cgd,p (0.1 - 0.4 pF) mainly increase the output td of Du(t) without an effect on 
Uos because the sum of Cd,p and Cgd,p determines the total capacitance at the drain output node. 
Based on the effects of the parasitic component on td and Uos, the measured Du(t) results by 
experimentally connecting Cg,ext (0.125 - 1 nF) on the gate signal line of the detector on the PCB have 
been well reproduced by simulation results (symbols) with parasitic components of Cg,p= 0.5 nF, Cgd,p= 
0.2 pF, and Cd,p= 1.5 pF (Figure 3-26(a)). Finally, the measured total delay of a plasmonic detector pixel 
is confirmed to be below 100 ns; this delay is much smaller than the general display pixel delay of a 
few micro-seconds, and thus, it can guarantee a real-time multi-pixel THz imaging operation. 
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Figure 3-26. (a) Measured single-pixel transient delay results on the packaged multi-pixel detector by 
the external Cg,ext connection and the well-matched HSPICE simulation with Cg,p= 0.5 nF, Cgd,p= 0.2 
pF, and Cd,p= 1.5 pF based on the expected parasitic circuit model with Cg,ext (inset) (b) Simulation 
results of Du according to Cg,p and (c) Cgd,p and Cd,p based on the model. 
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3.4.3 Responsivity and noise equivalent power 
 
Figure 3-27 shows the measurement setup for a photoresponse (Du) of the fabricated 
multipixel array plasmonic THz detector using a direct connection of an oscilloscope (LeCroy Wav
-erunner 104Xi-A) to the drain node of the asymmetric MOSFET without a chopper and lock-in 
amplifier since directly measurable high Du for real-time THz detection is expected. Radiation at f= 0.
2 THz (fundamental mode) was generated by a high-power gyrotron source. Then, the THz beam, 
focused by OAP mirrors, is filtered through a grid polarizer for minimizing the interference 
according to the antenna polarity by changing an elliptic beam shape into a horizontal THz wave 
polarity [42]. Finally, a diverged THz beam with a beam diameter of d= 58 mm at the detector 
position is absorbed by the patch antenna, which leads to the output dc signal of Du at the drain 
node connected by the oscilloscope. 
 
 
 
Figure 3-27. Photoresponse (Du) measurement setup for the fabricated multi-pixel 2x200 array 
plasmonic detector using 0.2 THz gyrotron source with a direct connection of oscilloscope to the 
output drain node of asymmetric MOSFET. 
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Figure 3-28(a) shows the measured results of Du from the patch antenna-coupled asymmetric 
MOSFET at 0.2 THz radiation. The peak Du appears at the subthreshold region (VGS= 0.2 V < VT= 
0.29V) according to the non-resonant mode plasmonic THz detection theory, which is solely a THz 
wave detection result since there is no response when radiation from the THz source is off. The peak 
value of Du = 110 mV is highly enhanced from the 32 mV of our previous non-self-aligned FET with 
the same asymmetry (ha= WD/WS= 10) [46], owing to increased 2DEG density modulation by the self-
aligned channel structure with a scaled-down EOT as well as a vertically integrated antenna.  
Furthermore, as shown in the inset of Figure 3-28(a), Du was immediately changed from 104 mV to 
10 mV by modulating VG from turn-on (VGS= 0.2 V) to turn-off (VGS= 0.8 V) through the function 
generator (Tektronix AFG320) with a 1 MHz modulation frequency, respectively. Therefore, the 
estimated detector delay (< 100 nsec) can be enough to guarantee real-time (e.g. 24 fps) THz detection 
by a multipixel array detector without a lock-in or electronic-circuit amplifier. 
Based on the consistent actual power (Pa= 0.072 mW) estimation from the measured beam profile and 
THz source power at detector position [46], Rv (= Du/Pa) has been plotted as a function of VGS in the 
left y-axis of Figure 3-28(b). From the peak Du= 110 mV at VGS = 0.2 V, the highest value of Rv has 
been obtained as 1.5 kV/W, which is almost doubled from the previous result of 0.8 kV/W. NEP (= 
N/Rv, where N is the total noise of the detector), which is the most significant performance metric for 
imaging application, has also been plotted in right y-axis of Figure 3-28(b) by considering a thermal 
noise in FET channel as N= (4kTRch)0.5 at T= 300 K (inset of Figure 3-28(b)). This thermal noise 
assumption is commonly used in FET-based plasmonic THz detectors as a white noise [11,24], since 
there is no drain current by the dc open drain configuration in the case of non-resonant mode plasmonic 
detection; while transit-mode detectors like SBDs consider the current-driven noises such as shot noise 
or 1/f noise [60]. Then, from dc I-V characteristic of Figure 3-18 for Rch, the lowest NEP has been 
estimated as 15 pW/Hz0.5 near VGS= VT.  
As summarized in Table 3-1, the results of Rv and NEP obtained in this work show the most enhanced 
performance in comparison with those of previously reported CMOS-based plasmonic THz detectors 
by excluding amplification stages. Therefore, high-performance multipixel plasmonic THz detector 
based on asymmetric Si MOSFET can compete with other commercial THz detectors by taking 
advantages of low-cost and high-integration density CMOS technology for real-time THz imaging 
applications. 
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Figure 3-28. (a) Measured results of Du as a function of VGS of the patch antenna-coupled asymmetric 
MOSFET at 0.2 THz radiation. Inset shows the measured Du as a function of time (t) according to VGS 
modulation with f=1 MHz. (b) Responsivity (Rv) and noise-equivalent power (NEP) as a function of 
VGS. Thermal noise N= (4kTRch(VG))0.5 has been estimated at T= 300 K (inset). 
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Table 3-1. CMOS-based THz detector performances excluding amplifiers. 
Tech. 
f  
[THz] 
Rv 
[V/W] 
NEP 
[pW/Hz0.5] 
Ref. 
300-nm 0.7 200 100 [6] 
250-nm 0.645 566 300 [12] 
65-nm 0.856 250 100 [13] 
150-nm 0.595 350 20 [27] 
2-mm 0.2 842 18 [19] 
65-nm 0.2 1.5 k 15 This work 
 
 
  
61 
 
3.5 Demonstration of multi-pixel array detector 
 
Figure 3-29 shows the photo images of main control board (MCB) with plasmonic 1x200 array 
detector for real-time THz imaging based on patch antenna-coupled asymmetric FET by using 65-nm 
CMOS technology. This array detector on MCB is implemented as line scanner under conveyor belt on 
real-time THz imaging system with a 0.2 THz gyrotron source and optical components of a high-density 
polyethylene cylindrical lens and OAP mirror for line beam profile, as shown in Figure 3-30. For a real-
time detection of moving object on conveyor belt, high photoresponse (Du) with small output delay of 
plasmonic detectors have been confirmed by showing a record-high peak value of Du over 100 mV, 
which appears at sub-threshold region (VGS < VT= 0.29 V) according to the non-resonant plasmonic THz 
detection theory, by 65-nm CMOS asymmetric FET (Figure 3-31). The delay of Du can be controlled 
by decreasing external gate capacitance Cg,ext (Figure 3-26) . Based on calibrated dc IDS-VGS and IDS-VDS 
curves of the fabricated FET by TCAD simulation, new non-quasi static (NQS) compact model for 
plasmonic FET detector is developed by HSPICE. The transient simulation results from new model are 
well-matched with numerical TCAD as shown in Figure 3-13, which indicates that delay of FET itself 
(< 40 psec) in plasmonic detection is small enough to present real-time imaging. 
 
 
Figure 3-29. The photo images of main control board (MCB) with plasmonic 1x200 array detector 
based on antenna-coupled asymmetric FET. 
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Figure 3-30. The experimental setup of a real-time THz imaging system with array scanner for 
moving object on conveyor belt. 
 
Figure 3-31 shows the measured results of biased VGS at peak Du from duplicate two rows of 1x200 
array (400 pixels) detector at 0.2 THz radiation, which confirms the yield and uniformity of 400 pixels 
with peak value of Du results as shown in the inset. Furthermore, it can be easily controlled for real-
time and large area detection by using THz imaging signal processing based on 13 x 32-channel 
multiplexer (MUX) 1 for biasing VGS and 13 pairs of 32-channel multiplexer and amplifier for 
equalizing Du in each pixel (Figure 3-32(a)). Detection results from THz radiation can be obtained 
through MUX 1 stage for VGS biasing and MUX 2 stage, which have delay time of 10 msec from the 
end of MUX 1 operation, for Du amplifying as shown in timing diagram (Figure 3-32(b)). Therefore, 
detection is available in maximum 3.2 MHz (32 channels/10 msec= 1/tpixel) because one cycle operation 
of 1x200 pixels can be achieved by simply 32 clock (=25, 5-bit).  
 
 
Figure 3-31. The measured results of biased VGS at peak value of Du from duplicate 1x200 array (400 
pixels) detector during 0.2 THz radiation. (Avg. 0.23 V < VT with Stdev./Avg= 0.075) Inset shows the 
peak value of Du results of 400 pixels. 
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(a) 
 
(b) 
Figure 3-32. (a) The schematic circuit diagram of the 1x200 array scanner based on 13 x 32-channel 
MUX 1 for biasing VGS and 13 pairs of 32-channel MUX 2 and amplifier for equalizing Du in each 
pixel. (b) The timing diagram including MUX 1/MUX 2 stage according to output Du by THz 
radiation ON/OFF. The average Vout can be obtained by 128-sampling for MUX channel modulation-
induced noise reduction. 
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In addition, as shown in Figure 3-33, Du was promptly changed from 104 mV to 10 mV by 
modulating VGS from turn-on (VGS= 0.2 V) to turn-off (VGS= 0.8 V) with a 1 MHz modulation frequency. 
Therefore, the estimated detector delay (< 50 nsec) is also small enough to guarantee real-time video 
frame of 19.2 fps. From these results, Figure 3-34 shows that the 1x200 array scanner having 16 kHz 
with 62.5 msec is demonstrated. When THz line beam is radiated, moving objects including human hand 
are being detected and displayed as real-time video signals on PC screen. 
 
 
Figure 3-33. The promptly changed Du from 104 mV to 10 mV by modulating VGS from turn-on 
(VGS= 0.2 V) to turn-off (VGS= 0.8 V) with 1 MHz modulation frequency. 
 
 
Figure 3-34. The successful working demonstration of a plasmonic 1x200 array scanner at f= 16 kHz 
with tpixel = 62.5 msec on real-time THz imaging system. Moving objects including human hand are 
being detected and displayed as real-time video signals on PC screen.  
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3.6 Summary 
 
High-performance plasmonic THz detector based on an asymmetric MOSFET with a vertically 
integrated antenna have been experimentally demonstrated at room temperature. The significant 
effects of asymmetric source and drain structure, channel shape on the charge asymmetry and 
performance enhancement have been analytically investigated based on non-resonant plasmonic THz 
detection theory. Through verification of the NQS compact model, the intrinsic MOSFET delay 
and total detector delay in THz plasmonic detection are successfully characterized and are small 
enough to guarantee a real-time operating detector. These results can provide the possibility of a real-
time operating multipixel plasmonic THz detector through both Rv and NEP improvement while 
sustaining the total noise of the detector by only focusing on the elementary MOSFET design itself 
without additional considerations of amplifier integration. Since delay and uniformity have been 
guaranteed for real-time THz imaging, the real-time THz imaging of moving objects has been 
experimentally demonstrated based on plasmonic 1x200 array scanner by using the high/fast detecting 
performance asymmetric FET and multiplexer/amplifier circuits.  
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Chapter IV 
Monolithic transistor-antenna device 
 
4.1 Introduction 
 
Recently, plasmonic THz wave detectors based on Si MOSFETs have been attracting much attention 
in multi-pixel array detectors for real-time THz imaging [11-19]. For conventional sub-micron-scale Si 
MOSFETs to detect sub-millimeter-scale THz waves, all the reported plasmonic detectors inevitably 
have been integrated with large-size antennas considering quarter- or half-wavelength of sub-THz range 
(75~150 mm). In the connection between transistor and antenna, however, the input impedance 
mismatching and the feeding line loss are the most important issues in high-performance plasmonic 
THz detectors [46]. 
For sub-micron Si MOSFETs to detect sub-millimeter THz waves, FETs are generally integrated 
with antennas considering THz wavelength. At this point, careful MOSFET device design considering 
its input impedance and matching of the antenna is one of the most important issues in high-performance 
plasmonic THz detectors based on antenna integrated MOSFET. Although a high input impedance of 
FET is preferable for high responsivity in quasi-static RF analysis [12], it is difficult to realize antenna 
with ideal power matching because of high impedance [44]. Moreover, the width of the feeding line 
should become smaller for higher impedance, which results in performance variation by narrow margin 
of process tolerance. Thus, low-impedance FET can be a promising candidate for wideband multi-pixel 
detector with uniformly enhanced responsivity by characterizing its impedance exactly pursuing real-
time large-area THz imaging. In spite of its significance, the systematic experimental investigations of 
Si MOSFET impedance in THz regime have not been reported yet. 
In this chapter, monolithic transistor-antenna device by designing the ring-type asymmetric transistor 
itself as a circular antenna is propose for high-performance plasmonic THz detector. More enhanced 
charge asymmetry in a ring-type asymmetric transistor is analyzed in comparison with a bar-type one. 
Thus, record-highly enhanced detecting performance of the monolithic transistor-antenna is 
experimentally demonstrated by impedance matching without feeding line radiation loss. 
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4.2 Preliminary results 
 
Figure 4-1 (a) and (b) show top-view micrograph images of FET detectors integrated with monolithic 
patch antenna having the antenna characteristic impedance (Za) of 50 and 100 W, respectively. As shown 
in Figure 4-1, a width of feeding line is determined from the characteristic impedance (Z0) and all the 
other dimensions are designed for detecting 0.2 THz signals by using three-dimensional (3D) 
electromagnetic simulation. For plasmonic THz detection of FET, antenna feeding lines are connected 
between gate (signal) and source (ground) of MOSFET and thus, FET gate-to-source input impedance 
(complex Zgs) should be matched with Za=Z0 (real) for smaller reflection and higher photoresponse (Du) 
of drain (output) dc voltage. In terms of the matching between complex Zgs and real Za=Z0 with the 
feeding (transmission) lines, the equivalent transmission line model with the multiple reflection 
coefficient (Gm) should be considered and the matching condition given by 
 
00 =G= mgs forZZ                          (4-1)  
 
only with |Zgs| (magnitude of complex Zgs) can be derived from the equivalent quarter-wave transformer 
circuit analysis [61]. Therefore, higher Du by smaller Gm means that |Zgs| become more close to Za=Z0 
from Eq. (4-1). For low-Zgs Si MOSFET, the large micron-dimensions are simply applied to the 
asymmetric source (WS= 2 mm) and drain width (WD =10WS) based on non-self- aligned gate-last 
process with gate length of L= 2 mm. The details of the asymmetric Si MOSFET fabrication can be 
found in our previous work [45]. 
 
 
Figure 4-1. Micrograph images (top-view) of the fabricated Si MOSFET-based plasmonic THz 
detector with integrated patch antennas: (a) Za= 50 Ω and (b) Za= 100 Ω. 
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Figure 4-2. (a) Experimental setup for plasmonic THz detector using 0.2-THz gyrotron with 
Gaussian beam profile (inset). (b) Measurement results of uniform dc characteristic curves from the 
same MOSFETs (10 samples) at VD= 50 mV and the Du as a function of the VGS – VT for different 
antennas with Za= 50 W and 100 W (5 samples for each group). 
 
Figure 4-2(a) shows our experimental setup of THz detection for Du measurement of the fabricated 
detector. Diverging Gaussian beam with 0.2-THz radiation was generated by a gyrotron source in 
higher-order mode resonator, which enables a large-area real-time detection with the CW method since 
it is stable in sub-THz frequency regime [58,59]. After the focused THz beam is passing through 
chopper hole by OAP mirrors, diverging THz beam with a full-width at half-maximum (FWHM) of 40 
mm (inset) with attenuated source power (Ps~ 1 W) is absorbed by antenna, which transferred it to FET 
gate as an ac signal. Finally, dc Du is measured by SMU (Agilent B2912A) through the background 
noise reduction using lock-in amplifier (SR830) by bandpass filtering around the chopper modulation 
frequency. Considering actual detector area (Ad= 173 x 280 mm2, cf. beam area Abeam= p(20)2 mm2), the 
actual power (Pa= Ps x Ad /Abeam) on the antenna-integrated detector can be estimated as 0.038 mW. 
 
Table 4-1. Device parameters of low-Zgs Si MOSFET samples with L=WS=WD/10. 
MOSFET tox (nm) Junction depth (nm) Expected Zgs (W) 
Sample A 50 250 < 1 k (low) 
Sample B 50 750 < 100 (lower) 
Sample C 10 300 < 100 (lower) 
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Figure 4-3. TCAD simulation results of Zgs by two-port network analysis in the frequency range 
from 50 GHz to 1 THz for our low-impedance FETs and conventional nanoscale FETs. For each 
simulation, gate overdrive voltage of VGS-VT is -0.1 V. (a) Magnitude, (b) Real and (c) Imaginary part 
of Zgs. 
 
The measured Du results of our low-Zgs MOSFET are plotted in Figure 4-2(b). According to a non-
resonant plasmonic detection theory [25], the peak points of Du are observed in subthreshold region 
before the zero gate overdrive voltage (VGS-VT= 0 V). Interestingly, based on the same MOSFETs with 
uniform dc I-V curves from 10 samples, the distinguished group of the peak Du values (i.e. detecting 
performance) are clearly observed by two different Za values. It should be noted that Du enhancement 
according to the increase of Za from 50 W to 100 W provide an experimental evidence of the fabricated 
Si MOSFET input impedance of Zgs > 50 W close to 100 W in 0.2-THz frequency. 
For more systematic experiments on MOSFET impedance, different samples of low-Zgs Si MOSFET 
are also taken as summarized in Table I. Based on the same layout dimensions with the reference sample 
A, which is presented in Figure 4-2(b), lower-Zgs MOSFETs can be expected by increasing capacitance 
with junction broadening from 250 nm to 750 nm junction depth in sample B and thinner tox in sample 
C. These expected trends toward lower Zgs in our Si MOSFET samples are confirmed by TCAD device 
simulation using two-port network analysis as shown in Figure 4-3. The estimated Zgs (magnitude of 
complex impedance) of our low-impedance MOSFETs is below 1 kW around 0.2 THz, while the 
conventional nanoscale MOSFETs with smaller device dimensions (L= W= 45, 65, 130 nm, tox= 2.2 ~ 
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3.2 nm [62]) show high Zgs above 1 kW, which is reasonable range when compared with low-Zgs level 
in the multi-fingered (finger number NF > 10) RF MOSFETs [63] and single-fingered 130-nm 
MOSFETs with larger widths [64]. 
These estimated impedance ranges of our MOSFET samples (Zgs < 1 kW) have been experimentally 
demonstrated in Figure 4-4, which present the extracted peak Du results from the respective detector 
sample group (5 samples) combined with each Za split of 50 and 100 W. As observed in Figure 4-2(b), 
MOSFET sample A with the estimated Zgs < l kW shows the higher Du at Za= 100 W than those at Za= 
50 W here confirmed by multiple uniform samples while sample B group with lower-expected Zgs < 100 
W shows the lower Du at Za= 100 W than sample A and more enhanced Du at Za= 50 W. Since there is 
no difference of tox and the plasmonic channel electron density modulation between sample A and B, it 
can be concluded that this result is the experimental evidence of the FET input impedance range in that 
Zgs of sample B < 50 W while Zgs of sample A > 50 W.  
Sample C group shows more highly enhanced Du with best Rv= 32 mV/0.038 mW= 842 V/W at Za= 
50 W (325 times) than those of sample B (75 times) from the result of the detector without antenna as 
shown in inset from Ref. [45], even if sample B and C have same criterion of Zgs < 50 W as expected in 
Figure 4-3. The lowest noise-equivalent-power (NEP) in sample C (inset) has been obtained as 18 
pW/√Hz at VGS-VT= 0.25 V commonly based on the channel thermal noise (N= (4kTRch)0.5), which is 
comparable with the reported lowest NEP values for antenna-coupled plasmonic Si-based THz detectors 
[13], owing to the relatively low channel resistance (Rch) from large micron-scale width for low-
impedance MOSFET design. It can be noted that these enhancement trends of Rv and NEP in sample C 
with thinner tox mainly originate from increase of the plasmonic channel electron density modulation 
by tox scaling. Therefore, MOSFET for plasmonic THz detectors should be designed by considering 
both external impedance and internal plasmonics of the non-quasi-static channel electron density 
modulation. 
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Figure 4-4. Extracted Du peaks from each detector sample group combined with Za 
splits of 50 W and 100 W. Inset shows Du as a function of VGS-VT for each sample with 
maximum Du peaks compared with detector without antenna [45]. Symbols and error 
bars show the average and standard deviation from 15 samples of each detector group, 
respectively. 
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4.3 Device structure 
 
Figure 4-5(a) shows the conceptual schematic of the proposed monolithic circular transistor-antenna 
structure. As compared with a conventional approach (Figure 4-5(b)), monolithic transistor-antenna 
itself can absorb the incoming THz wave and transfer power directly to the ring-type asymmetric 
channel without feeding line. Plasmonic THz detectors based on Si MOSFETs, which operate in non-
resonant mode due to its relatively low mobility, can detect ac THz wave power by dc drain voltage 
(Du) from a plasmonic 2-dimensional electron gas (2DEG) asymmetry with a propagation distance 
(l2DEG) in the subthreshold conduction channel [48]. Therefore, the key design parameter in transistor 
level is the asymmetry ratio (ha), which has been defined as source-to-drain width ratio (WD/WS) in 
conventional bar-type structure [46] and then, in the proposed ring-type asymmetric channel, the same 
source-to-drain top edge distance (l) should be used (Figure 4-6).  
 
 
 
 
(a)                        (b) 
Figure 4-5. (a) The conceptual schematic of the proposed monolithic circular transistor-antenna 
structure based on ring-type asymmetric channel with gate (dG), drain (dD), and source diameter (dS) 
(b) Conventional bar-type FET integrated with antenna through feeding line as THz detector. 
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(a)                              (b) 
Figure 4-6. (a) Bar-type structure. (b) Ring-type structure having ha by keeping l in the asymmetric 
channel. 
 
The effect of channel shape on the channel 2DEG density and its asymmetry has been investigated 
in comparison with a previous conventional bar-type structure [46]. By using 3-D TCAD device 
simulation framework, the bar-type and ring-type with source diameter (ds) of 4 mm, and 1 mm on the 
same l= 9.2 mm are modeled as illustrated with contour plot of channel electron density showing the 
same l2DEG in Figure 4-7(a), (b), and (c), respectively. These results indicate that the ring-type channel 
with the smaller ds (Figure 4-7(c)) has more enhanced electron density near the source side than that of 
the bar-type structure (Figure 4-7(a)). It can be confirmed that this is due to a more confined channel 
around the source side by presenting the intermediate range of the channel 2DEG density profile in case 
of the source curvature close to bar-type structure (Figure 4-7(b)).  
As shown in Figure 4-8, asymmetric electron density oscillations which has been obtained under the 
same IDS (inset), confirms that the observed charge asymmetry only results from channel shape 
difference. By extracting the gradient of channel 2DEG density (N2DEG), the increased charge 
asymmetry in the ring-type channel is clearly observed (Figure 4-9(a), which leads to the enhanced Du 
as dc offset voltage in the ac output voltage of vDS(t) (Figure 4-9(b)). 
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(a)                    (b)                          (c)  
Figure 4-7. (a) the bar-type with ha= 10 and (b) ring-type with source diameter (ds) of 4 mm, and (c) 1 
mm on the same l= 9.2 mm (ha= 10) as illustrated with contour plot of channel electron density 
showing the same l2DEG by using 3-D TCAD device simulation framework under THz wave radiation 
at 0.1 THz (ac signal). 
 
 
Figure 4-8. Electron density modulation as a function of channel position and time under a 
superimposed time-varying gate bias (vGS(t)= VGS +visinwt) with dc and ac signal (vi= 50 mV) as THz 
wave from 3-D device simulation at same IDS. 
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  (a)                     (b) 
Figure 4-9. (a) Normalized maximum and minimum N2DEG by each minimum in Figure 4-8 at x= 0.4 
mm (highly modulated) and x= 1.6 mm (almost invariable). (b) Simulation results of output vDS(t) with 
the normalized dc offset Du by the lowest value in the case of Figure 4-7(a). 
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4.4 Device fabrication 
 
Figure 4-10(a) and (b) show the top-view micrograph image of the fabricated asymmetric ring-type 
transistor-antenna device and schematics of 3-D device simulation, respectively. Monolithic transistor-
antenna device is fabricated based on the conventional non-self-aligned metal-gate Si MOSFET 
fabrication process as same with bar-type structure in Chapter 3.3. At the first lithography step in FET, 
however, circular-shape asymmetric source/drain active region can be formed and the mask gate length 
(Lg) can be defined as the nearest distance between source and drain region. After the formation of n-
type source and drain region with POCl3 diffusion process, the gate open layer defines the gate-to-
source/drain overlap region and 50-nm-thick thermal oxide was grown for the tox. After opening the 
contact holes at the source and drain regions, aluminum as metal layer was deposited by dc sputter and 
finally sintered. As shown in Figure 4-11, the successful transfer IDS–VGS curves of both ring-type 
(monolithic transistor-antenna) and bar-type (conventional) asymmetric transistors have been obtained 
with a well-matched 3-D device simulation results. 
 
 
(a)                        (b)                    (c) 
Figure 4-10. (a) The top-view micrograph image of the fabricated asymmetric ring-type transistor-
antenna device based on conventional non-self-aligned metal-gate Si MOSFET fabrication process. 
(b) Schematics of 3-D device simulation. (c) conventional non-self-aligned metal-gate Si MOSFET 
fabrication process as same with bar-type structure. 
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Figure 4-11. DC transfer IDS-VGS curves of both fabricated and simulated ring-type and bar-type 
asymmetric transistors with Lg= 2 mm and tox = 50 nm. 
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4.5 Device characteristics 
 
4.5.1 Impedance matching 
 
Figure 4-12(a) shows the measurement setup for reflection (|S11|) and transmission coefficient (|S21|) 
measurement of the fabricated monolithic transistor-antenna array (Figure 4-12(b)) by using quasi-
optical system. Radiation at f= 0.12 THz was generated by vector network analyzer (VNA) with a 
Gaussian horn antenna and off-axis ellipsoidal (OAE) mirror is used to focus THz wave on the sample 
(Figure 4-12(c)).  
In order to estimate the resonant frequency (fr) of monolithic transistor-antenna, the model equations 
have been derived through the following two-step process. In the first step, the monolithic transistor-
antenna array system is considered as a 2-D periodic array of circular metal patch (silicon substrate 
thickness tSi= 0) since the gate oxide and the contact oxide thickness are much smaller than the 
wavelength (l0) at 0.12 THz, so the drain, gate, and source acts as a single circular metal patch. The 
incident THz wave easily penetrate, as their thicknesses are thinner than l0. The system of a 2-D 
periodic array of circular metal patch can be described by the periodic conductivity profile [65] (Figure 
4-13(a)). From Maxwell’s equations, the wave field in 2-D periodic array of patch can be described as, 
 
 
Figure 4-12. (a) The measurement setup for obtaining s-parameter of designed monolithic transistor-
antenna by using quasi-optical system with Gaussian beam radius of 8 mm. (b) Sample of 20x20 array 
and (c) monolithic transistor-antenna device. 
79 
 
òò -^^ dzdtetzxkx tzkiz z )(),,(),,( wywy                         (4-2) 
 
where x⊥= xêx + yêy. Assuming that frequency (w) and longitudinal wave number (kz) are fixed, so 
that the Helmholtz equation for y(x⊥) follows the Maxwell’s equations. 
 
)()()( 2222 ^^^ -=Ñ xckx z ywy                           (4-3) 
 
Equation (4-3) with boundary conditions given in [66] on the surface of the conducting posts for TM 
mode defines the eigenvalue problem of finding g2= w2/c2-kz2 as a function of k⊥. The three special 
points in Figure 4-13(b), G, X, and M, correspond respectively to k⊥= 0, (p/a)êx, and (p/a)(êx+êy), where 
a is lattice constant. In-house Matlab code is developed for above mentioned equations to compute the 
eigenmodes for RF and high frequency range.  
The second step is to model the dependency of fr (from code) on tSi. A unit cell simulation setup is 
used to analyze the parametric simulation results of monolithic transistor-antenna (Figure 4-14) and 
found that, the dominant factors for fr are dD/2a and tSi (Figure 4-15). The tSi of monolithic transistor-
antenna is thicker (~l0/7.15) than conventional patch antenna substrates, hence fr varies inversely with 
respect to tSi. The data values arrived from the parametric study of tSi is used in Matlab’s curve fitting 
tool, to get the following relation: 
 
SirSirz tftk 1, µµ ep                             (4-4) 
 
Finally, Eq. (4-4) is used in Eq. (4-3) to model the final parameter values of monolithic transistor-
antenna device. The measured transmission and absorptance profiles are matched to simulation result 
as shown Figure 4-16. The -6 dB impedance bandwidth of detector is about 40 GHz. Furthermore, high 
THz power absorption is obtained with about 50 % of total THz power at 0.12 THz. 
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(a)     (b) 
Figure 4-13. (a) Scheme of 2-D periodic array of metal circle patch with a. (b) Reciprocal lattice and 
Brillouin zones for square lattice. 
 
 
(a)    (b) 
Figure 4-14. (a) Top view of ring-type FET-based monolithic transistor-antenna detector with dS= 
30 mm, dG= 110 mm, dD= 280 mm, and a= 1000 mm. (b) Unit cell simulation setup with in HFSS: 
periodic boundary conditions are applied for all lateral faces-Floquet port is set at top, perfectly 
matched layer (PML) is set at bottom. 
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Figure 4-15. The parametric variation of simulated reflection coefficient with respect to dD/2a and tSi 
to identify the dominant factors for resonance frequency of monolithic transistor-antenna detector. 
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(a)            (b) 
 
(c) 
Figure 4-16. The measurement and simulation results of (a) Reflection coefficient |S11|, (b) 
transmission coefficient |S21|, and (c) absorptance {= 1-|S11|2-|S21|2}for F-band (90 to 140 GHz). 
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4.5.2 Free-space and on-chip characteristics 
 
The channel curvature effect by ds control on the same l and ha, Du can be basically enhanced by 
increasing l and ha by dD control in ring-type structure. This design controllability is confirmed by on-
chip measurement data as shown in Figure 4-17. Therefore, it should be noted that enhanced charge 
asymmetry in ring channel is responsible for performance enhancement of plasmonic detector. 
Figure 4-18 shows the measurement setup for THz detection at 0.12 THz. DC gate bias was applied 
through the source meter. The output signal at the drain of monolithic transistor-antenna detector is 
delivered into a lock-in amplifier with a 10-MW load, which provide a 10-Hz trigger signal (fref) to 
modulate the THz signal. Measurement results of the monolithic transistor-antenna device and detector 
with feeding line are demonstrated in Figure 4-19 by following the full measurement protocol for 
determining responsivity (Rv) and noise-equivalent power (NEP). The Du= 32 mV is highly enhanced 
from 5 mV of the detector (bar-type) with feeding line sample on the same ha= 10 (Figure 4-19(b)). 
After the estimation of THz actual power (Pa) and cold-FET thermal noise (Figure 4-19(c)) by following 
standard procedure [46,52], the enhanced Rv > 1 kV/W (x 5) and reduced NEP < 10 pW/Hz0.5 (x 1/10) 
are demonstrated. This record-high enhancement is due to antenna mismatching and feeding line loss 
reduction as well as the enhanced charge asymmetry in the proposed monolithic transistor-antenna 
device. 
 
 
Figure 4-17. Measurement and normalized simulation results of photoresponse Du as a function of 
asymmetry ratio ha. 
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Figure 4-18. The measurement setup for plasmonic THz monolithic transistor-antenna detector at 
0.12 THz system with synchronized reference frequency fref= 10 Hz. 
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Figure 4-19. Full protocol for determining responsivity and NEP according to the monolithic 
transistor-antenna device and bar-type detector with feeding line [46]. (a) DC curves, (b) 
photoresponse Du, (c) channel resistance Rch and noise spectral density N, (d) responsivity Rv by 
Pa(ring-type detector)= 33 nW and Pa (bar-type detector)= 25 nW, (e) noise equivalent power NEP. 
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4.6 Summary 
 
A high-performance plasmonic THz detector have been experimentally demonstrated by a circular-
shape monolithic transistor-antenna device. Asymmetry ratio and impedance matching of non-resonant 
mode THz detector integrated with antenna is significant factor for output signal increase. Hence, the 
enhanced plasmonic channel charge asymmetry by ring-type FET and antenna efficiency without 
feeding line loss have been analyzed. The record-high performance of the compact monolithic 
transistor-antenna pixel can provide the possibility of a mega-pixel-level plasmonic THz detector for 
large-scale real-time THz imaging system. 
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4.7 Remaining work to be done 
 
The multi-pixel THz detector based on high performance detection such as Rv and NEP should be 
demonstrated in real-time THz imaging system. However, many researches in THz detector have been 
reported with the level of under the kilo-volt per watt and upper the 10-pico-watt per square root hertz 
of Rv and NEP, respectively. In order to achievement of the performance-breakthrough as shown in 
Figure 4-20, firstly, by using a ring-type structure FET, maximized ha and field-enhanced FET, which 
is designed to drain surrounding source, should be investigated. Since Du have been saturated at upper 
the ha of about 20 in previous works, precise approach in terms of device physics for enhanced 
asymmetric 2DEG in the channel. Secondly, high-efficient absorptance when THz wave is incoming 
should be achieved with the level of upper the 80%. By multi-pixel detector based on optimized 
monolithic transistor-antenna structure design according to the THz frequency, large-area detection can 
be observed in low THz wave source power. Thus, for real-time THz imaging system, mega-pixel scale 
THz imaging detector will be demonstrated with high-performance and high-resolution. 
 
 
 
Figure 4-20. The roadmap of performance breakthrough research achievement based on 
monolithic transistor-antenna THz detector by impedance matching. 
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Chapter V 
Conclusion 
 
In real-time THz imaging system, it is essential to demonstrate high-resolution, high-speed, and 
compactness of the measurements apparatus. These requirements for THz imaging system can be 
satisfied by Si CMOS technology which has high density integration, fast response time of pico-second 
scale, and concise circuitry by on-wafer fabrication. In this thesis, hence, the performance enhancement 
in plasmonic THz detectors have been investigated, and record-high results are established for 
competitive performances; the operation of plasmonic THz detector of THz response based upon 
existing theory have been discussed. Furthermore, we have demonstrated that novel methodology based 
on quasi-plasma 2DEG and advanced non-quasi-static compact model can provide an efficient 
simulation framework for the structural design and detection response characteristics, respectively. 
From these methodology, THz detector have been simulated based on Si FET. This simulation is closely 
related to our metal gate FET which is currently being fabricated at UCRF in UNIST because our metal 
gate FET has been made by using asymmetry characteristic between source and drain. Thus, the 
simulation results of performance metrics of the Si-MOSFET broadband detector are comparable to the 
experimental results of THz detectors. From the experiment demonstration, the plasmonic THz detector 
based on antenna-coupled asymmetric can enhance the responsivity and reduce NEP at room 
temperature. These results can provide the possibility of the performance enhancement focusing on the 
asymmetric design of source and drain structure under the gate in field-effect devices without additional 
considerations of amplifier integration. 
 
 
  
89 
 
Reference 
 
[1] P. H. Siegel, “Terahertz technology,” IEEE Trans. Microwave Theory Tech., vol. 50, no. 3, pp. 
910-928, Mar. 2002. 
[2] T. G. Phillips and J. Keene, “Submillimeter Astronomy”, Proceedings of the IEEE, vol. 80, no.11, 
pp. 1662-1678, 1992. 
[3] M. Brucherseifer, M. Nagel, P. H. Bolivar, H. Kurz, A. Bosserhoff and R. Buttner, “Label-free 
probing of the binding state of DNA by time-domain terahertz sensing”, Applied Physics Letters, 
vol. 77, no. 24, pp. 4049-4051, 2000. 
[4] S. P. Mickan, D. Abbott, J. Munch and X. C. Zhang, “Noise reduction in terahertz thin film 
measurements using a double modulated differential technique”, Fluctuation and Noise Letters, 
vol. 2, no.1, pp. R13-R28, 2002. 
[5] B. Ferguson, S. H. Wang, D. Gray, D. Abbot and X. C. Zhang, “T-ray computed tomography”, 
Optics Letters, vol. 27, no. 15, pp. 1312-1314, 2002. 
[6] D. L. Woolard, J. O. Jensen, R. J. Hwu and M. S. Shur: in Terahertz Science and Technology for 
Military and Security Application, ed. M. S. Shur (World Scientific, Singapore, 2007) Vol. 46, pp. 
59. 
[7] P. de Maagt, P. H. Bolivar, C. Mann, and K. Chang: in Encyclopedia of RF and Microwave 
Engineering, ed. K. Chang (Wiley, New York, 2005) pp. 5175. 
[8] A. G. Markelz, “Terahertz dielectric sensitivity to biomolecular structure and function”, IEEE 
Journal of Selected Topics in Quantum Electronics, vol. 14, no. 1, pp. 180-190, 2008 
[9] Y. Ueno, R. Rungsawang, I. Tomita and K. Ajito, “Terahertz images of biological molecules: 
Frequency dependence of spatial resolution using a tunable terahertz laser source”, Japanese 
Journal of Applied Physics, vol. 47, no. 2, pp. 1315-1320, 2008. 
[10] X. C. Zhanbg and Z. Xu, “Introduction to THz Wave Phtonics” Springer Science+Business Media, 
LLC, 2009. 
[11] U. R. Pfeiffer and E. Öjefors, " A 600-GHz CMOS focal-plane array for terahertz imaging 
applications”, in Proc. Eur. Solid-State Circuits Conf., pp. 110–114, 2008. 
[12] E. Őjefors, U. R. Pfeiffer, A. Lisauskas and H. G. Roskos, “A 0.65 THz focal-plane array in a 
quarter-micron CMOS process technology” IEEE J. Solid-State Circuits, vol. 44, pp. 1968-1976, 
2009. 
90 
 
[13] F. Schuster, D. Coquillat, H. Videlier, M. Sakowicz, F. Teppe, L. Dussopt, B. Giffard, T. Skotnicki 
and W. Knap, “Broadband terahertz imaging with highly sensitive silicon CMOS detectors” Opt. 
Express, vol. 19, pp. 7827-7832, 2011. 
[14] R. Al. Hadi, H. Sherry, J. Grzyb, Y. Zhao, W. Förster, H. M. Keller, A. Cathelin, A. Kaiser and U. 
R. Pfeiffer, “A 1 k-pixel video camera for 0.7-1.1 terhartz imaging applications in 65-nm CMOS” 
IEEE J. Solid-State Circuits, vol. 42, pp. 2999-3012, 2012. 
[15] S. Boppel, A. Lisauskas, A. Max, V. Krozer and H.G. Roskos, “CMOS detector arrays in a virtual 
10-kilopixel camera for coherent terahertz real-time imaging” opt. letters, vol. 37, pp. 536-538, 
2012. 
[16] U. R. Pfeiffer, J. Grzyb, H. Sherry, A. Cathelin and A. Kaiser, “Toward low-NEP room-
temperature THz MOSFET direct detectors on CMOS technology” in Proc. IRMMW-THz, pp. 1-
3, 2013. 
[17] A. Boukhayma, J. –P. Rostaing, A. Mollard, F. Guellec, M. Benetti, G. Ducournau, J. –F. Lampin, 
A. Dupret, C. Enz, M. Tchagaspanian and J. –A. Nicolas, “A 533pW NEP 31×31 pixel THz image 
sensor based on in-pixel demodulation” in Proc. Eur. Solid-State Circuits Conf., pp. 303-306, 
2014. 
[18] J.-R. Yang, W.-J. Lee and S.-T. Han, “Signal-conditioning block of a 1x200 CMOS detector array 
for a terahertz real-time imaging system” Sensors, vol. 16, pp. 319-329, 2016. 
[19] M. W. Ryu, S. H. Ahn, J.-R. Yang, W.-J. Lee, S.-T. Han and K. R. Kim, “Plasmonic 1x200 array 
scanner based on 65-nm CMOS asymmetric FETs for real-time terahertz imaging” in Proc. 74th 
Device Research Conference, pp. 223-224, 2016 
[20] H. Sherry, J. Grzyb. Y. Zhao, R. Al Hadi, A. Cathelin, A. Kaiser, and U. Pfeiffer, “A 1 k pixel 
CMOS camera chop for 25fps real-time terahertz imaging applications,” in ISSCC Tech. Dig. 
Papers, pp. 252-254, 2012. 
[21] A. Lisauskas, S. Boppel, J. Matukas, V. Palenskis, L. Minkevičius, G. Valušis, P. Haring-Bolívar, 
and H. G. Roskos, “Terahertz responsivity and low-frequency noise in biased silicon field-effect 
transistors,” Appl. Phys. Lett., vol. 102, no.15, pp. 153505-1-153505-4, Apr. 2013. 
[22] R. Han, Y. Zhang, Y. Kim, D. Y. Kim, H. Shichijo, E. Afshari, and O. Kenneth, “Active terahertz 
imaging using Schottky diodes in CMOS: array and 860-GHz pixel,” IEEE J. Solid-State Circuits, 
vol. 48, no. 10, pp. 2296-2308, Oct. 2013. 
[23] N. A. Salmon, "Scene simulation for passive and active millimetre and submillimeter wave 
imaging for security scanning and medical applications," presented at Proceedings of SPIE - The 
International Society for Optical Engineering, London, United Kingdom, 2004. 
[24] R. Tauk, F. Teppe, S. Boubanga, D. Coquillat, W. Knap, Y. M. Meziani, C. Gallon, F. Boeuf, T. 
Skotnicki, C. Fenouillet-Beranger, D. K. Maude, S. Rumyantsev and M. S. Shur, “Plasma wave 
detection of terahertz radiation by silicon field effects transistors: responsivity and noise 
91 
 
equivalent power” Appl. Phys. Lett., vol. 89, pp. 253511-1-253511-3, 2006. 
[25] M. Dyakonov and M. Shur, “Detection, mixing, and frequency multiplication of terahertz 
radiation by two-dimensional electronic fluid,” IEEE Trans. Electron. Devices, vol. 43, no. 3, pp. 
380-387, Mar. 1996. 
[26] V. Ryzhii and M. S. Shur, "Plasma wave electronics devices," presented at 2003 International 
Semiconductor Device Research Symposium, no.03EX741, Washington, DC, USA, 2003. 
[27] M. Dyakonov, and M. Shur, “Shallow-Water Analogy for a Ballistic Field-Effect Transistor - New 
Mechanism of Plasma-Wave Generation by Dc Current”, Physical Review Letters, vol. 71, no. 15, 
pp. 2465-2468, 1993. 
[28] A. El Fatimy, F. Teppe, N. Dyakonova, and W. Knap, “Resonant and voltage-tunable terahertz 
detection in InGaAs⁄ InP nanometer transistors”, Appl. Phys. Lett., vol. 89, no. 13, 131926, 2006. 
[29] A. Shchepetov, C. Gardes, Y. Roelens, A. Cappy, S. Bollaert, S. Boubanga-Tombet, F. Teppe, D. 
Coquillat, S. Nadar, N. Dyakonova, H. Videlier, W Knap, D. Seliuta, R. Vadoklis, and G. Valusis, 
“Oblique modes effect on terahertz plasma wave resonant detection in InGaAs⁄ InAlAs 
multichannel transistors”, Appl. Phys. Lett., vol.92, 242105, 2008. 
[30] S. Boubanga-Tombet, F. Teppe, D.Coquillat, S. Badar, N. Dyakonova, H. Videlier, W. Knap, A. 
Shchepetov, C. Gardes, Y. Roelens, S. Bollaert, D. Seliuta, R. Vadoklis, and G. Valusis, “Current 
driven resonant plasma wave detection of terahertz radiation: Toward the Dyakonov-Shur 
instability”, Appl. Phys. Lett., vol. 92, 212101, 2008. 
[31] J.-Q. Lu, and M. Shur, “Terahertz detector utilizing two-dimensional electronic fluid”, Appl. Phys. 
Lett., vol.78, 12, 2011. 
[32] W. Knap, V. Kachorovskii, Y. Deng, S. Rumyantsev, J.-Q. Lu, R. Gaska, and M. S. Shur, 
“Nonresonant detection of terahertz radiation in field effect transistors”, J. Appl. Phys., vol. 91, 
pp. 11, 2002. 
[33] S. Nadar, D. Coquillat, M. Sakowicz, H. Videlier, F. Teppe, N. Dyakonova, W. Knap, J.-M. Peiris, 
J. Lyonnet, D. Seliuta, I. Kasalynas, G. Valusis, K. Madjour, D. Theron, C. Gaquiere, and M.-A. 
Poisson, “Terahertz imaging using high electron mobility transistors as plasma wave detectors”, 
Phys. Status Solidi C6, vol. 12, pp. 2855, 2009. 
[34] V. V. Popov, D. V. Fateev, T. M. Meziani, D. Coquillat, and W. Knap: Appl. Phys. Lett. 99 (2011) 
243504. 
[35] T. Nishimura, N. Magome, and T. Otsuji: Jpn, J. Appl. Phys. 49 (2010) 054301 
[36] J. Y. Park, S.-H. Kim, Y.-K. Choi, S. Hong, S.-G. Lee, and K. R. Kim, “Possibility and design of 
resonant terahertz emitters based on nanoscale strained silicon plasma wave transistors with 
enhanced mobility,” Jpn. J. Appl. Phys., vol. 53, 2014. 
[37]  J. Y. Park, S.-H. Kim, and K. R. Kim, “Deca-nanoscale maximum gate length of plasma wave 
92 
 
transistor for operating terahertz emitter based on strained silicon platform,” in Proc. 14th IEEE 
NANO, pp. 150–153, Aug. 2014. 
[38] J. Y. Park, S.-H. Kim, S. Hong, and K. R. Kim, “Physical Analysis and Design of Resonant 
Plasma-Wave Transistors for Terahertz Emitters,” IEEE Trans. THz Sci. Technol., vol. 5, no. 2, 
pp. 244–250, Mar. 2015. 
[39] H. R. Getterman, P. E. Tannenwald, B. J. Clifton, C. D. Parker, W. D. Fitzgerald, and N. R. 
Erickson, “Far-IR heterodyne radiometric measurements with quasioptical Schottky diode mixers,” 
Appl. Phys. Lett., vol. 33, pp. 151–153, 1978.  
[40] T. Yasui, A. Nishimura, T. Suzuki, K. Nakayama, and S. Okajima, “Detection system operating at 
up to 7 THz using quasioptics and Schottky barrier diodes,” Rev. Sci. Instrum., vol. 77, pp. 
066102-1–066102-3, 2006.  
[41] L. Liu, J. L. Hesler, H. Xu, A. Lichtenberger, and R. M. Weikle, II, “A broadband quasi-optical 
terahertz detector utilizing a zero bias Schottky diode,” IEEE Microw. Wireless Compon. Lett., 
vol. 20, no. 9, pp. 504–506, Sep. 2010.  
[42] S.-P. Han et al., “InGaAs Schottky barrier diode array detector for a real-time compact terahertz 
line scanner,” Opt. Exp., vol. 21, pp. 25874–25882, 2013 
[43] V. Y. Kachorovskii, S. L. Rumyantsev, W. Knap and M. S. Shur, “Performance limits for field 
effect transistors as terahertz detectors” Appl. Phys. Lett., Vol.102, pp. 223505-1-223505-5, 2013. 
[44] U. R. Pfeiffer, J. Grzyb, H. Sherry, A. Cathelin, and A. Kaiser, “Toward low-NEP room-
temperature THz MOSFET direct detectors on CMOS technology,” in IRMMW-THz 2012 Sep, 
pp. 1-3, 2013. 
[45] M. W. Ryu, J. S. Lee, K. Park, W.-K. Park, S.-T. Han, and K. R. Kim, “Photoresponse 
enhancement of plasmonic terahertz wave detector based on asymmetric silicon MOSFETs with 
antenna integration,” Jpn. J. Appl. Phys., vol. 53, no. 4S, pp. 04EJ05-1-04EJ05-4, Apr. 2014. 
[46] M. W. Ryu, K. S. Kim, J. S. Lee, K. Park, J. -R. Yang, S. -T. Han and K. R. Kim, “Performance 
enhancement of plasmonic sub-terahertz detector based on antenna integrated low-impedance 
silicon MOSFET” IEEE Electron Devices Lett., vol. 36, pp. 220-222, 2015. 
[47] W. Knap, F. Teppe, Y. Meziani, N. Dyakonova, J. Lusakowski, F. Boeuf, T. Skotnicki, D. Mauda, 
S. Rumyantsev and M. S. Shur, “Plasma wave detection of sub-terahertz and terahertz radiation 
by silicon field-effect transistors” Appl. Phys. Lett., vol. 85, pp. 675-677, 2004. 
[48] W. Knap, M. Dyakonov, D. Coquillat, F. Teppe, N. Dyakonova, J. Lusakowski, K. Karpierz, M. 
Sakowicz, G. Valusis, D. Seliuta, I. Kasalynas, El A. Fatimy, Y. Meziani, T. Otsuji, “Field Effect 
Transistors for Terahertz Detection: Physics and First Imaging Applications” J. Infrared 
Millimeter Terahertz Waves, vol. 30, pp. 1319–1337, 2009. 
[49] A. Lisauskas, U. Pfeiffer, E. Öjefors, P. H. Bolivar, D. Glaab, and H. G. Roskos, “Rational design 
of high-responsivity detectors of terahertz radiation based on distributed self-mixing in silicon 
93 
 
field-effect transistor,” J. App. Phys, vol. 105, 114511, 2009. 
[50] A. Gutin, S. Nahar, M. Hella, and M. Shur, “Modeling terahertz plasmonic Si FETs with SPICE,” 
IEEE Trans. Tera. Sci. Tech., vol. 3, no. 4, pp. 545-549, Sep. 2013. 
[51] Taur Y. and Ning, T. H. Fundamentals of modern VLSI devices 2nd edition (Cambridge, 2009) 
[52] M. W. Ryu, J.S. Lee, K.S. Kim, K. Park, J.R. Yang, S.-T. Han, and K.R. Kim, “High Performance 
Plasmonic THZ detector on Asymmetric FET with Vertically Integrated Antenna in CMOS 
Technologe.” IEEE Transactions on Electron Devices, vol. 63, no 4, pp.1742-1748, Apr 2016. 
[53] M. Chan, K.Y. Hui, C. Hu, and P.K. Ko, “A Robust and Physical BSIM3 Non-Quasi-Static 
Transient and AC Small-Signal model for Circuit Simulation,” IEEE Transactions on Electron 
Devices, vol. 45, no 4, pp.834-841, Apr, 1998. 
[54] H. Wang, X. Li, W. Wu, G. Gildenblat, R.v. Langevelde, G.D.J. Smit, A.J. Scholten, and K.B.M. 
Klaassen, “A Unified Nonquasi – Static MOSFET Model for Large-Signal and Small-Signal 
Simulations” IEEE Transactions on Electron Devices, vol, 53, no. 9, pp.2035-2043, Sep 2006. 
[55] A. Gutin, T. Ytterdal, V. Kachorovskii, A. Muraviev, and M. Shur, “THz SPICE for Modeling 
Detectors and Nonquadratic Response at Large Input Signal”, IEEE Sensors Journal, vol, 13, no. 
1, pp. 55-62, Jan 2013. 
[56] M. W. Ryu, J. S. Lee and K. R. Kim, “Physical modeling and analysis for performance 
enhancement of nanoscale silicon field-effect transistor-based plasmonic terahertz detector” in 
Proc. IEEE int. Conf. Nanotechnology, pp. 971-974, 2014. 
[57] J. -R. Yang, W. -J. Lee, M. W. Ryu, K. R. Kim and S. -T. Han, “Parasitic antenna effect in terahertz 
plasmon detector array for real-time imaging system”, Jpn. J. Appl. Phys., vol. 54, pp. 102001-1-
102001-6, 2015. 
[58] S. T. Han, A. C. Torrezan, J. R. Sirigiri, M. A. Shapiro and R. J. Temkin, “Active real-time imaging 
system employed a CW 460-GHz gyrotron and a pyroelectric array camera”, in Proc. IRMMW-
THz, pp. 1-2, 2009. 
[59] S. T. Han, W. K. Park and H. S. Chun, “Develop of sub-THz gyrotron for real-time food inspection” 
In Proc. IRMMW-THz, pp. 1-2, 2011. 
[60] Sh. Kogan, Electronic noise and fluctuations in solids (Cambridge Univ. Press, 1996) 
[61] D. M. Pozar, Microwave Engineering, Wiley, 2005, pp.73-79. 
[62] International Technology Roadmap for Semiconductors, 2001. 
[63] S. P. R. Bandi, C. Washburn, P. R. Mukund, J. Kolnik, K. Paradis, S. Howard, and J. Burleson, 
“Effect of gate poly-silicon depletion on MOSFET input impedance,” IEEE Microw. Wireless 
Compon. Lett., vol. 16, no. 5, pp. 290-292, May 2006. 
[64] S. Domingues, D. Perenzoni, V. Giliberti, A. Di. Gaspare, M. Ortolani, M. Perenzoni, and D. 
Stoppa, “Analysis of CMOS 0.13 mm test structures for 0.6 to 1.5 THz imaging,” in IRMMW-THz 
2013, pp. 1-2, Sep. 2013. 
94 
 
[65] Goldsmith, Paul F. Quasioptical systems: Gaussian beam quasioptical propagation and 
applications (New York: IEEE press, 1998) 
[66]  J. A Murphy, “Distortion of a simple Gaussian beam on reflection from off-axis ellipsoidal 
mirrors”, J. of Infrared and Millimeter Waves, vol. 8, pp. 1165-1187, 1987. 
 
